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Abstract 
The bitonic sorter is a multistage interconnection network of sorting cells. It has 
been studied extensively because of its interesting structure and its important 
applications to switching networks as well as many branches of computer science. 
This thesis presents a new viewpoint to the structure of the bitonic network and a 
new way to gauge its cell redundancy. The bitonic sorter is generalized by allowing 
each sorting cell to be turned upside down. Algorithms are presented for selectively 
turning the appropriate sorting cells so that the network remains a sorter. Two 
independent techniques form the theoretic basis of these algorithms. One is network 
merging of rotated monotonic sequences, which is related to multistage construction 
of distributions. The other is intra-stage cell rearrangement with algebraic 
manipulation on interstage exchanges. 
The number of sorting cells in the bitonic network is not optimal. One way to 
quantify the cell redundancy in the bitonic sorter is by the comparison with the 
odd-even sorter. The proposed new way to gauge this redundancy is b y counting 
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Sorting networks are useful tools for generic applications ([Knul973]). They play a 
critical role in today's parallel computing. Other applications include broadband 
switching networks as well as multi-access memories and multiprocessing ([Sie90], 
[DYN97]). From the practical view, sorting networks are suitable for VLSI 
realization, partly due to the fact that comparators are typically simple elements and 
the network structure is fairly regular. 
The latency incurred by a sorting network or any other multistage interconnection 
network is proportional to the depth, i.e., the number of stages in the network. The 2" 
X2" bitonic sorter proposed by [Bat68] has a depth of «(«+l)/2, which is the 
minimum achievable by Mergesort and is close to the best known depth when n is 
ft* 
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not very large. Meanwhile, an NXN AKS sorter ([AKS83]) has a depth of 0(logAO, 
but the multiplicative constant of this expression is too large for the network to be 
considered practical. Therefore, the bitonic sorter and, more generally, the Mergesort 
algorithm have been popular. The information- - theoretic lower bound o n the cell 
count of an NXN sorter is hg(N ！) = Q(N logN) (See Corollary 2.3.9 in [LiOl]). A 
natural question is how optimal is the bitonic sorter a construction by Mergesort. In 
other words, as a mergesort construction, how much “redundancy" i s there in the 
structure of the bitonic sorter? 
One way to quantify this redundancy is by the 2"X2" odd-even sorter, another 
Mergesort construction invented by B atcher which is of the identical depth as the 
bitonic sorter but at a lower cell count. The merger deployed in a bitonic sorter is a 
circular sorter for sorting circular unimodal sequences (See Definition 6.2.7 in 
[LiOl]). Meanwhile the merger in the odd-even sorter is a circular sorter for 
infinity-inserted circular unimodal sequence (See §6.2.2 in [LiOl]). The more sorting 
cells a sorting network consists of, the more input sequence patterns can be sorted. 
Compared to circular unimodal sequences, the family of infinity-inserted circular 
unimodal sequences is more restricted. Consequently, a generic merger requires 
fewer sorting cells than a circular sorter. This difference in the cell count is one way 
to gauge the cell redundancy in the bitonic sorter. « 
2 
Note that, for the simplification of inter-stage interconnection, a sorting cell is 
allowed to sort the two input signals into either the ascending or the descending 
order; this is called the polarity of the sorting cell. We are interested in various ways 
of altering polarities of sorting cells in the 2"x2" bitonic sorter while preserving the 
sorter nature of the network. The sorters so constructed will be called generalized 
bitonic sorters. The thesis proposes a new way to gauge the cell redundancy in the 
bitonic sorter by counting the number of generalized bitonic sorters. The higher the 
count, the more cell redundancy is in the structure of the bitonic sorter. 
The rest of Chapter 1 defines basic terminologies, which lay a theoretic frame for the 
remaining chapters, which are organized as follows. 
Bitonic sorting network applies to distribution as well as sorting. An NX N 
distributor is a switch to distribute active packets from the input ports to the output 
ports in an equal-probabilistic and rotational manner. [LeL99] propose a method to 
construct distributors out of bitonic sorters by dynamically inverting the polarities of 
sorting cells. Chapter 2 develops a class of algorithms to construct generalized 
bitonic sorters based on the idea of distributor. 
Chapter 3 develops a new class of cell rearrangement that leads to another algorithm, 
which applies to construction of new generalized bitonic sorters. 
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Finally Chapter 4 combines the algorithms in Chapter 2 and Chapter 3 to count the 
number of generalized bitonic sorters. We present conjunctures based on the two 
ways of quantifying the redundancy in the bitonic network, i.e., by counting 
generalized bitonic sorters and by the number of cells saved by the odd-even sorter. 
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1.2 Exchange Patterns .� 
The one-to-one mapping from an integer set {1, 2 , … ， � } to itself is known as a 
permutation. For example, a permutation on integers {1, 2, 3，4} that maps 
1 ^ 3 , 3 ^ 2 , 2 ^ 4 , 4 + 1 
is denoted as tt = (1 3 2 4). Another example of the permutation 
is denoted as tt = (1 3)(2 4). 
Definition 1.2.1. An NXN exchange is a permutation on the integers from 0 to N-\. 
A particular class of exchanges called bit-permuting exchanges is defined below. 
Although these exchanges can be generally defined in k-ary systems, the binary is of 
particular interest in research and in practice as well. Moreover, the binary definition 
of bit-permuting exchange is given without loss of generality. 
Definition 1.2.2. For integers from 0 to 2"-l denoted as 
binary(bib2...b„) 
a 2" X2" bit-permuting exchange is an exchange induced by a permutation on the 
address bits from bi to b„. 
As is well known, the permutations on n integers form a permutation group in 
亀* 
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Algebra theory. Each permutation has its inverse permutation that is also in the 
group. Hence each exchange we define here has a corresponding inverse exchange. 
Moreover, The identity element of the group is the identical exchange 
binary(bib2...b„) binary(bib2...b„) 
which is denoted as id. 
Notation, Let X stand for a generic exchange on integers from 0 to 2 " - l , and let n 
stand for the permutation of the bits, then the bit-permuting exchange is specified as 
Xji. For example, the bit-permutation exchanges specified by the aforementioned 
permutation (1 3 2 4) and (1 3)(2 4) are thus denoted as X(i 324) and X(i 3)(2 4) 
There are several well-known bit-permuting exchanges in literature: 
Definition 1.2.3.1 ^ shuffle exchange of rank k on integers from 0 to 2”一l，denoted 
as X(„ n-i ...k), is the mapping among n-bit numbers via: 
binary(bib2.. .b t^—灿yt+i• • .b„) binary(bib2. •上众―ib^ t+i.. 
1 This definition of bit-permuting shuffle exchange is a cogent way to do shuffle exchange. The 
more general form is called A;-shuffle exchange [DYN97]: 
o''{X) = kX+lkX/N\ mod N 
Where the range of the shuffled integer X is [0, N-l]. 
For example, when k = 3 , N = 15,Ze[0 , 4] , the A:-shuffle exchange on JHs 
0—0， 1^3, 2—6， 3—9， 4—12， 
5—1, 6—4， 7->7, 8->10, 9^13, 
10—2， 11^5, 12^8, 13->11, 14^14 
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In parallel, an inverse shuffle exchange of rank k on integers from 0 to 2"-l , denoted" 
as X~\nn-\ .../c)=X(jck+2...«), is the mapping among 小 bit numbers via: 
binary(bib2...byt—ibytb奸i".b„) binary(bib2...b"—ib„byt...b„-i) 
In particular, a shuffle exchange of rank 1 is simply called a shuffle exchange. 
0000 0000 0000 0000 
0001 / 0001 0001 ^^^ / 0001 
0010 0010 noio 0010 
0011 , 0011 0011 W S ^ 0011 
0100 0100 0100 ' ^ V ^ 0100 
0101 \\J)( j 0101 0101 0101 
0 1 1 0 0 1 1 0 0110 0110 
0 川 0111 0111 0111 
1000 ^(Yy^ 1000 1000 1000 
二 称 二 二 ^ 二 
1011 V w 1011 1011 0 < / 1011 
1100 / /A \ 1100 1100 / V ^ 1100 ；：^  ；；: 
n i l n i l 1 1 1 1 1 1 1 1 
⑷ （b) 
Figure 1.1.16x16 shuffle exchanges of (a) rank 1; (b) rank 2 
Definition 1.2.4. A banyan exchange of rank k on integers from 0 to 2"-\, denoted 
as X(A:„), is the mapping among n-hit numbers via: 
binary(bib2...bybA：...b„) binaryOib!...bA:-ib„...b^O 
In particular, a banyan exchange of rank 1 is simply called a banyan exchange. 
Remark. We do not give the definition of inverse banyan network because the 
’ inverse of a banyan network is itself. 
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Corollary 1.2.5. The following laws are useful in calculation of bit-permuting 
exchanges: 
(1) 乂 (kk+lk^2...m) = X(众奸 1)X(众 k+2) ... X(众 w) 
(2) ( X双 
(3) In general, XjtXo关XoX冗 
Example. X(i 23 4)X(4 3 2) = 12 3)X(4 32) = X(4 i)X(4 2 3)X(4 3 2) = 4) 
^ X ( 4 3 2)X(1 2 3 4) = X ( i 2) 
Xn 2 3 41 Xc4 3 ?•) Xn 4) Xn ？) 
0000 ！: 0000 0000 ——^―^ 0000 0000 0000 
0001 \ / 0001 0001 \ / 0001 0001 0001 
0010 0010 0010 Ar 十 0010 0010 0010 
0011 . W y W S / 0011 0011 \ \ / / �011 �011 0011 
0100 0100 0100 \ y / 0100 0100 \ . 0100 
0101 \ a \ / / 0101 0101 V y Y / 0101 0101 / 0101 
0110 0110 01,0 0110 01,0 0,10 
= ^ X M = = = Y X r : 关 ： = 
= M W 二 1 : M 二 二 終 ； ： 
1011 l o u 丨oil / A \ i o n 1011 / \ 1011 
1100 1100 1100 / / \ \ 1100 1100 . 1100 
1101 110 丨 1101 - L — — Y 1101 1101 1101 
1110 / 1110 1110 丨 \ 1110 1110 1110 
1111 1111 1111 1111 1111 n i l 
Figure 1.2. Calculation of bit-permuting exchanges 
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1.3 Multistage Networks 
1.3.1 Multistage Networks 
Multistage interconnection networks (or simply multistage network) were first 
introduced for telephone networks and later implemented in array processors as well. 
A multistage network connects input devices to output devices through stages of 
small switches. A switch stage is typically composed of switches of the same 
dimension (e.g., 3x2). Switch stages and the interconnections between adjacent 
stages determine the routing capability of the network. 
A multistage network may be configured with more inputs than outputs (e.g., 
concentrators), or vise versa (e.g., expanders). In this thesis, we focus on 2"x2" 
multistage networks with the following specifications: 
(1) Each stage contains 2 X 2 nodes; 
(2) Two adjacent stages are interconnected by a 2" X 2" inter-stage exchange; 
(3) The external inputs are connected to the first-stage nodes by a 2" X 2” input 
exchange., 
(4) The external outputs are connected from the final-stage nodes by a 2" X 2" output 
exchange; 
(5) Nodes within a stage as well as the external I/O ports are linearly ordered. 
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Figure 1.3. A possible construction of 16x16 multistage network 
Figure 1.3 shows a layout representation of a 2"x2" multistage network. According 
to the above description, the nodes in a stage are indexed from top down as 0, 1 , . . . , 
2”—1. An I/O sequence is denoted as {xq, ... xam}，where the addresses are 
indicated by the subscripts. A 2"x2" multistage network is completely specified by 
the inter-stage exchanges and the input/output exchanges as well as the number of 
stages. Thus let 
f the interconnection between the 产 and the (/+1)出 stages, 1< i.<m-\ 
X/ = •< input exchange, i = 0 
^ output exchange, i = m 
and a colon “:，，stands for a stage of nodes, then the 2"x2" bit-permuting network can 
also be denoted as 
[Xo: Xi : X2! ,. : ]„ 
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Definition 1.3.1. A bit-permuting network is a multistage network whose input 
exchange, output exchange and inter-stage exchanges are all bit-permuting 
exchanges. 
_ 
U—I 1_J 1—1 L—I 
Figure 1.4. A 16x16 bit-permuting network 
The bit-permuting network shown in Figure 1.4 can be expressed as 
[X(4 3 2 l):X(i 4)X(2 3):X(2 3 4):X(3 4):X(i 4):X(i 3 4)]4 
1.3.2 Banyan-type Networks 
Many seemingly different multistage networks may have similar properties. This has 
been proposed and studied extensively in the literature. [Sie90] proposes a standard 
multistage network called generalized-cube networks, and concludes that it has 
1 1 
common properties of many well-known networks such as Omega network, banyan 
network, etc. [LiOl] describe this subset of multistage networks explicitly by a suit 
of strict algebraic theories. This thesis uses the convention of the latter and calls 
them banyan-type networks. 
Definition 1.3.2. A multistage network is said to be routable if every external input 
can be connected to every external output. 
Definition 1.3.3. A 2"x2" banyan-type network is an «-stage, routable bit-permuting 
network. 
In particular, we put emphasis on banyan networks since it would be one of the 
essential components throughout the thesis. 
DeHnitioii 1.3.4. A 2"x2" banyan network is a banyan-type network in the form 
[:X(„1): X(„2): ... :X(„ „]):] = [ :X(„ „ - l . . . l ) X ( 2 3 . . . « ) ： X(„„—1."2)X(3 4 . . . " ) : ....: X(„„—1):] 
Notation, Within a 2"x2" banyan network {n > 1), the part 
:X(„2): ... : X(„ „-i)： 
is a stack of two banyan networks: the upper (resp. lower) one is denoted 
as the upper (resp. lower) sub banyan network of the 2^x2" banyan network. Figure 
1.5 illustrates this division. The upper sub banyan networks are indicated by the 
12 
white rectangle areas, while the lower sub banyan networks are indicated by the grey 
rectangle areas. 
— - | 门 |-j _r-| n n ^ i 
— z Q ^ S = z ^ t f ^ 
_ _ _ in- mmummmrnm _•••• ‘ . 
^^I LJ LJ LJ ' 
(a) [：] (b) [:X(1 2)：] (c) [:X(1 3):X(2 3)：] = [:X(3 2 1)X(3 2):X(2 3):] 
iTT 7 i n 1 — n ' T\ rT"" n 
…龜 
(d) [:X(1 4):X(2 4):X(3 4):] = [:X(4 3 2 1)X(2 3 4):X(4 3 2)X(2 4):X(4 2):] 
Figure 1.5. The structure of banyan networks 
The banyan-type networks defined here has no input/output exchanges, which will 
be classfied into a plain 2-stage construction in §2.1.1, in contrast to the X2/2X 
versions of 2-stage construction. 
The inter-stage exchanges of a banyan network can always be regarded as the 
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product of shuffle exchanges. For the consistency between layout representation with • 
the symbolic representation (to be introduced in §1.5), as well as between plain 
2-stage cosntruction and X2/2X construction, we present the inter-stage exchanges 
of banyan networks in the form of product of shuffle exchanges. 
The reason we define the class of banyan-type networks is that they are equivalent to 
each other under intra-stage cell rearrangement (to be detailed in §3.1.1), i.e., they 
share the same internal connectivity. Some banyan-type networks can be recursively 
constructed (to be detailed in §2.1.1), which preserves the compact size of 
modularity, and facilitates VSLI implementation. Also, this class of networks is 




1.4 Networks of Sorting Cells 
We begin this section by defining the essential concept of sorter. 
Definition 1.4.1. An sorter is an N>^N switch that routes the input signals to the 
outputs by the ascending order of the signal values. A sorter is also called an A-sorter. 
Similarly, an N^N D-sorter is an N>^ N switch that routes the input signals to the 
outputs by the ascending order of the signal values. 
A sorter is a multistage network, of which the building blocks are sorting cells. A 
sorting cell is a 2x2 switching elements with build-in control. A sorting cell with the 
ascending polarity (an A-cell in short) routes the two inputs signals to the outputs by 
the ascending order of the signal values, and a sorting cell with the descending 
polarity (an D-cell in short) routes by the descending order of the signal values. In 
fact, they qualify as a 2x2 A-sorter and a 2x2 D-sorter, respectively. 
In the layout representation, an A-cell will be represented by a blank block, and a 




jc n jc 义 z R z 少 义—pj— I ^ ^ 
y U y y ~ J： y ~ y y x 
x<3/->bar state cross state x>>^->bar state cross state 
(a) A-cell = a 2 X 2 A-sorter (b) D-cell = a 2 X 2 D-sorter 
Figure 1.6. Operations of sorting cells 
Since this thesis focuses on networks of sorting cells, hereafter the terminology of 
bit-permuting network, banyan network, bitonic network, etc. will refer to networks 
of sorting cells unless otherwise specified. 
The bitonic sorter, proposed in [Bat68], is the most popular sorting networks in 
literature and in practice as well. Its internal nonblocking perperty is suitable for 
application in broadband fabrics. In fact, a bitonic sorter can be expressed as a 
bit-permuting network when sorting cells in it are properly assigned opposite 
polarities. A simple example is given in Figure 1.7 to show this. 
_ _ _ r—^ I—^ p—. r—n I— 
[_] z y u  
(a) A 4x4 bitonic sorter with all (b) The polarity of one cell is flipped such that 
the cells in ascend polarity the sorter turns to be a bit-permuting network 
Figure 1.7. 4x4 bitonic sorters in different appearances 
The advantage of the bit-permuting network structure lies in the fact that we can 
16 
apply algebra to the study of it. The general expression of a bitonic network is 
[lX(„ „-i) :X(„ „-i):X(„ n-i n-T) «-2)"X(„ l): ... X(„ „-\ ... k) '-^{n 奸 1): ... 
„-2):X(„rt-i)： ... X(„„-1 ... 2 1):X(„ 1):X(„2): ... :X(„„-1):], 
We reiterate the concept of bitonic sorter in a constructive manner. Later in Chapter 
2 we will discuss its sorting mechanism by a theoretic approach. 
Detinition 1.4.2. (A constructive definition) A 2" x2" bitonic sorter is an A-cell when 
n=\, or repetitively constructed by the following steps when n>\: 
1) Let i=2; 
2) Construct a descending bitonic sorter by flipping the polarity of each 
cell in a bitonic sorter. 
3) Build a 2'x2' ascending 2'x2' bitonic sorter by interconnecting the following 
parts sequentially using a shuffle exchange: 
�a 2' X 2' banyan network of A-cells 
4) Increase / by 1. 
5) Repeat 2), 3) and 4) until we construct a 2^x2" bitonic sorter. 
17 
i 溺 纲 
二 1 — n — f w i w & n w ^ R — f w -
Figure 1.8. A 16x16 bitonic sorter's layout representation 
ft* 
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1.5 Symbolic Representation and Matrix Representation 
Layout representation is a straightforward way to illustrate the network structure. 
When discussing the intrinsic properties of a multistage network, however, it is often 
more convenient and more direct to study the networks in symbolic representation 
and matrix presentation. 
1.5.1 Symbolic Representation of a Multistage Interconnection Network 
Rules of symbolic representation of an TVxA/^  multistage interconnection network are 
as follows: 
(1) As in the layout representation, the data signals enter at the left side of the 
network and exit from the right side. 
(2) The horizontal lines symbolize the paths for data signals to traverse the network. 
(3) An n'xn switch node is represented by a vertical connection between n 
horizontal lines. 
(4) Nodes at the same stage are represented by vertical connections among disjoint 
groups of horizontal lines. 
(5) The ordering of the nodes in a stage is from left to right then from top to bottom. 
19 
(6) A symbolic stage indicated by vertical lines is interpreted as a stage of n o d e s � 
plus an exchange before the stage and an inverse exchange after it. 
Moreover, we have 
Theorem 1.5.1. ([LiOl]) A multistage network of generic nodes 
[Xo ： Xi ： • • • ： 
is symbolically representable if and only if the product of all the exchanges in it is 
the id exchange: 
XqXi ... X讲=id 
Remark on proof. The necessity of the theorem is obvious from Rule (6). The 
sufficiency relies on the trace/guide concept, and readers can be referred to [LiOl]. 
The symbolic representations of two 15x15 networks will be given in §2.1.1 when 
discussing 2-stage constructions. We now give an example to illustrate the symbolic 
representation of the 8x8 bitonic network in Figure 1.9. 
2 0 
I • 丨 l i e ' 
- 、 / ： 八 ‘ / — 
(b) The corresponding 
Figure 1.9. Symbolic representation for the 8 X 8 bitonic network 
1.5.2 Symbolic Representation of a Network of Sorting Cells 
For the symbolic representation of a network of sorting cells, rules in §1.5.1 will be 
modified by specifying « as 2 and defining new notations as cell polarities. Every 
node in a symbolically represented network will be filled by an A-cell. Thus a 
vertical line will be interpreted as an A-cell, and a D-cell will be represented by a 
vertical line followed by a cross. 
Figure 1.10 illustrates the symbolic representation of the 8x8 bitonic sorter. The 
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corresponding stages as well as their attached exchanges are indicated by the same 
texture. 
： e 1 I, 
——IK 
i representation 
耀 S S f ^ E 
�入 、 ※ y � \ ' 叙 U ： ' ' ； ： ' U ~ (b) The corresponding 
Figure 1.10. Symbolic representation for the 8 X 8 bitonic sorter 
1.5.3 Matrix Representation of a Network of Sorting Cells 
For the convenience of explanation of transformations in later chapters, we also 
propose matrix representation for networks constructed out of 2x2 sorting cells. 
Different from the earlier colon representation, a matrix representation specifies the 
polarity of each cell by replacing the colons with a column vector. The elements in 
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each vector are 1-bit binary numbers: An A-cell is denoted by "0", while a D-cell is 
denoted by "1". Figure 1.11 illustrates the matrix representation of the 8x8 bitonic 
sorter in Figure 1.10. Moreover, if the underlying network is a bitonic network, the 
matrix representation will be abbreviated to a pure matrix, as shown in Figure 1.12. 
"0 0 0 0 0 0" 
1 0 0 0 0 0 
1 1(3 2) 1 ^(2 3) 1 2 1) 0 2 3)^ (3 2) Q ^ (2 3) Q 
_0 1 1 0 0 0_ 
Figure 1.11. Matrix representation for the 8X8 bitonic sorter 
"0 0 0 0 0 0" 
1 0 0 0 0 0 
1 1 1 0 0 0 
0 1 1 0 0 0 
Figure 1.12. Abbreviated matrix representation for 
the 8X8 bitonic sorter 
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1.6 Summary 
In brief, this chapter lays down such basic concepts as 
• Exchange and bit-permuting exchange 
參 Multistage network and banyan network in particular 
參 Network of sorting cells and the bitonic sorter 
參 Symbolic representation and matrix representation 
Further discussion of them will be provided when interpreting how they are 
deployed in the rendition of generalized bitonic sorters. 
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Chapter 2 
Construction of Generalized Bitonic Sorters by 
Merging of Rotated Monotonic Sequences 
2 • 1 Merging Networks 
Merging initially means the conbination of two or more monotonically ordered 
sequences into one single orderted sequence. Applying merging in sorting network is 
proved to be an efficient way to do parallel sorting ([Knu73]). This section is 
organized as follows. Firstly we discuss 
• the 2-stage interconnection interconnection structure, and ‘ 
• two types of conditional nonblocking switches: Circular-Unimodal (CU) 
nonblocking switch, and its mirror-image, Unimodal-Circular (UC) nonblocking 
switch. 
Then we move on to explain how this two factors are adoped to construct a merger 
for Mergesort. As we will see, the mergers (or merging networks) discussed by 
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Batcher and many others is a realization of CU nonblocking networks with control. 
2.1.1 Recursive 2-stage Construction 
Generally speaking, there are two fundamental ways to construct switch fabrics: 
2-stage interconnection and 3-stage interconnection. The 2-stage interconnection 
takes advantage of the self-routing property and compactness as well, which are 
desirable by massive networking. 
Notation. B efore elaborating on the 2-stage construction, let us first divert to the 
address schemes for a stage of switch nodes. Assume a stage contains n mxm nodes. 
The ；cth input (resp. output) of the node is indexed in linear address scheme as the 
Om+;c)th i叩ut (resp. output) of the stage, here 0< x<m, 0< y<n. When there is no 
doubt, the address is also expressed in vector address scheme {y, x), which helps to 
illustrate the switching process. Not e that,少 is a number modulo n, and x is a 
number modulo m. 
Definition 2.1.1. A plain 2-stage interconnection network with parameters m and n 
is constructed by interconnecting from n m^m input nodes to m n^n output nodes, 
such that there is an interconnection line between the output of the y^ input node 
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iym+x) and they^ input of the ；c^  output node {xn+y), here 0<x<m, ^<y<n. 
The input nodes are called the stage nodes, and the output nodes are called the 
stage nodes. The interconnection exchange between the two stages is a mapping 
from iym+x) to {xn+ y). Recall that, a shuffle exchange is 
= + mod N 
The interconnection between {ym+x) and {xn+y) is an "-shuffle exchange since 
«0m + ;c) + [/2Cyw + JC)/A/"�mod A^  = + joi + + / A^�mod N 
= xn+y 
Therefore, the interconnection of the plain 2-stage construction is in fact a shuffle 
exchange. The advantage of a shuffle exchange lies in its regular form which 
facilitates VLSI implementation. 
Figure 2.1(a) illustrates aplain 2-stage network with m=5 and«=3. Figure 2.1(b) 
gives a 3-dimentional view of this network, where the input nodes and the output 
nodes are represented by two perpendicular stacks of planes, while the inter-
connection lines are reduced to the intersecting points of the planes. 
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_ ^ ^ ^ ^ x=4 — 
(a) 




Figure 2.1. (a) Layout representation and (b) The 3-D view of a 2-stage 
interconnection network with parameters m=5 and n=3 
ft* 
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As we have discussed in §1.3.1, a network is determined by the input exchange and 
output exchange as well as the inter-stage exchanges. Hence if we add an external 
input exchange and/or an external output exchange to a plain 2-stage interconnection 
network, we construct distinctive networks. This can also be regarded as distinctive 
networks resulting from different ordering of I/O ports. Based on the concept of 
plain 2-stage interconnection, we give 
Definition 2.1.2. For a plain 2-stage interconnection network with parameters m and 
n, if the network is preceded with an input exchange, such that the input of the 
stage (ym+x) is connected from external input (jc«+>；), then the network construction 
is said to be anX2 interconnection network, here 0<x<m, 0<y<n. 
In parallel, we have 
Definition 2.1.3. For a plain 2-stage interconnection network with parameters m and 
n, if the network is appended with an output exchange, such that the output of the 
stage (xn+ 少）is connected to external output (ym+ x), then the network construction 
is said to be a 2Xinterconnection network, here 0<x<m, 0<y<n. 
Notation, In the terminologies "X2" and "2X", " 2 " represents that the network is 
based on a 2-stage interconnection construction, and “X，，stands for external 
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exchange, either external input exchange or external output exchange. 
The X2 version and the 2X version of the plain 2-stage network mentioned in Figure 
2.1 are illustrated in Figure 2.2，as well as their symbolic representations. 
In both Definitions 2.1.2 & 2.1.3, the mapping from {xn+ y) to (ym+ x) is a shuffle 
exchange, which is the inverse of the inter-stage exchange. According to the law of 
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Figure 2.2. 
(a) Layout representation and (b) symbolic representation ofX2 interconnection; 
(c) Layout representation and (d) symbolic representation of 2X interconnection 
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For the three versions of 2-stage interconnection, the processes of switching from 
input to output can be illustrated as follows in the vector address scheme. 
Stage-1 switching 

















(^'.y) • (x',y') 
(b) 
Stage-1 switching 











Figure 2.3. Switching processes in different versions of 
2-stage interconnection networks 
y 
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As we can see, the inter-stage exchanges and the input/output exchange actually play 
the role of coordinate exchange. The X2 and 2X interconnections are more natural 
than the plain version in the sense of the consistency between the external I/O 
ordering. 
Definition 2.1.4. A plain 2-stage (or X2, 2X) interconnection network is said to be 
recursive, if each node in stage and/or stage is repeatedly constructed out of 
smaller plain 2-stage (or X2, 2X) interconnection network. 
纖 _ 口 吟 _ _ 
"x：.…… ^ — 丨 丨 
•• •• 
11 -
Figure 2.4. Recursive construction of a 16x16 X2 version of banyan network 
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Example. The X2 version of banyan network is a banyan network preceded with a 
shuffle exchange. Figure 2.4 illustrates how a 16x16 X2 version of banyan network 
is recursively constructed. 
In Section 1.4, we have given the description of bitonic networks. From an unfolded 
view, a bitonic network is in fact a concatenation of X2 version banyan networks, 
which are in gradually increasing size. 
2.1.2 UC/CU Non-blocking Switches 
In this subsection, we start with the well-known bitonic sequence. A bitonic 
sequence {jcq, x\, ... xn-\} satisfies the ordering 
xq>x\>...>Xi<Xi+\ <...<xn-[ or 
Xo<Xi<...< Xi>Xi+\ > . . > Xn-\ ‘ 
where \<i<N-\. More generally, we have 
Definition 2.1.5. A sequence {xo, xi, ... xm-\} is said to be circular unimodal, if it 
can be cyclically rotated into a bitonic sequence. 
Definition 2.1.6. An N^N switch is said to be circular-unimodal nonblocking (CU 
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nonblocking) if it can accommodate any one-to-one I/O mapping as follows: 
The output addresses form a circular-unimodal sequence with respect to their 
corresponding input addresses. 
Output 
0 (to 2) - F ^ ^ ^ 0 9 “ address 
__丨 \l \ 
8 (to 0) / 8 \ • Input 
9 (to 1) ^ 9 0 W — s s 
0 1 2 3 4 5 6 7 8 9 
(a) I/O mapping of a CU (b) the output addresses form a 
nonblocking switch circular-unimodal sequence 
Figure 2.5. I/O mapping of a CU nonblocking switch 
• Input 
0 ^ 0 ( f r o m 2 ) 9 address # 
1 1 (from 5) 8 
2 2 ( f rom 8) 7 l \ 
3 / , 3 (from 9) ^ / \ 
； 二 ： / \ • 
丨 二 ：/ \ 
8 Z \ ^ 一 8 ( f r o m 0 ) \ Output 
9 - / 9 ( f rom 1) ^ V / address 
0 • • 
0 1 2 3 4 5 6 7 8 9 
(a) I/O mapping of a UC (b) the iutput addresses form a 
nonblocking switch circular-unimodal sequence 
Figure 2.6. I/O mapping of a UC nonblocking switch 
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In parallel, we have 
Defmition 2.1.7. An NxN switch is said to be unimodal-circular nonblocking (UC 
nonblocking) if it can accommodate any one-to-one I/O mapping as follows: 
The input addresses form a circular-unimodal sequence with respect to their 
corresponding output addresses. 
Notation. The first letter in either “CU nonblocking" or "UC nonblocking" refers to 
the input side, and the second letter refers to the output side. Thus, "CU" stands for 
bending the input address range into a circle, the corresponding output addresses 
form a circular-unimodal sequence, and "UC" stands for bending the output address 
range into a circle, the corresponding input addresses forms a circular-unimodal 
sequence. 
Theorem 2.1.8. (CU Nonblocking Theorem) In an X2 construction, if each node is 
a CU nonblocking switch, then the X2 interconnection network is a CU nonblocking 
switch. 
Proof, For the X2 interconnection network, fill the n input nodes with m^m CU 
nonblocking switches and the m output nodes with n^n CU nonblocking switches. 
Before making the actual network connection, we first match all the external inputs 
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and external outputs one-to-one as Definition 2.6 indicates. Now it is remained to 
see whether it is possible to establish connection routes between the matched I/O 
addresses. 
A Output address 
Input address 
1 I I I I r r n ^ 
…… DSi DSo ISo IS, …… …… IS„-|DS„_i …… 
Figure 2.7. The dissection view of a circular unimodal sequence 
We use the curve in Figure 2.7 to illustrate a generic I/O mapping of CU switches. 
The circle of input addresses is divided into two parts, one increasing and one 
decreasing. Each of the two parts are further divided into consecutive segments, ISo, 
ISi，…，ISn-i, and DSn-i, DSn-i, ...，DSo, such that 
• Each segment ISk, which may be null, represents the external input segment 
corresponding to external outputs on the output node k ； 
• Each segment DSk, which may be null, represents the external output segment 











(^'.y) • (X',y') 
It is not difficult to see the following facts: 
(1) The outputs corresponding to the set 
S=IS众UISh U … U I S o U I S o U ... UDSk—i UDS;t, (0<k<n-l) 
is a circular-unimodal sequence. 
(2) The outputs corresponding to S stay at the upper k+1 output nodes. S contains 
k+1 external inputs connected to each of the input nodes. 
(3) By induction on k, the set ISatUDSa： contains one external input connected to 
each of the input nodes. 
Now come to see if the I/O addresses mapping can be accommodated by the 
input and output nodes. 
For an arbitrary input node (i.e., stage 1 node) denoted as A, 
(i) The external inputs {x, y) are of the same order as inputs (y, x) of A. 
(ii) The external outputs {x', y') are of the same order as outputs (jc', y) of A. 




Then the I/O matching can be accommodated by the stage-1 CU nonblocking 
switches. 
For an arbitrary output node (i.e., stage-2 node) denoted as B, 
(i) the external outputs corresponding to ISa： U DS^ t form a circular-unimodal 
sequence. 
(ii) By (3), each address in ISa： U DSa： connects to one of the input nodes. 
(iii) The order of the n inputs in ISa:UDSa： is also the circular consecutive order of 
Stage 1 nodes, and consequently, the circular consecutive order of the inputs of 
B. 
Therefore, the I/O matching can also be accommodated by the Stage 2 CU 
nonblocking switches. 
• 
In parallel, we have 
Theorem 2.1.9. (UC Nonblocking Theorem) In a 2X construction, if each node is a 
UC nonblocking switch, then the 2X interconnection network is a UC nonblocking 
switch. 
The elegance of Theorem 2.1.8 and 2.1.9 lies in the fact that, when constructing 
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larger switches by interconnecting smaller switches, they preserve the connectivity 
properties of the smaller ones. Together with the recursive 2-stage construction, this 
makes feasible the realization of large-scale switches from smaller modules. 
2.1.3. Circular Sorters and Merging Networks 
We begin this subsection with the following definition. 
Definition 2.1.10. An NxN switch is said to be a N^N circular sorter if it can 
produce an ascending sequence whenever the input sequence is circular-unimodal. 
The CU nonblocking switch is an ideal structure to be the underlying network of a 
circular sorter, since it has exactly the I/O connectivity required by a circular sorter. 
To be precise, we have the following theorem (Refer to pp. 286-287，[LiOl] for the proof.) 
Theorem 2.1.11. ([LiOl]) The switch realization of a circular sorter is CU 
nonblocking. 
A network that can perform some kind of sorting functions must be incorporated 
with control. So is a circular sorter. When we have the network construction, the rest 
of the problem is the control issue. As we have said, the 2-stage construction has 
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distributed control. Thus the control of the 2-stage interconnection network exists in 
the smaller switches, and recursively, the essential sorting cells, which have a 
build-in control machanism. 
The next theorem provides the theoretic justification to realize large-scale circular 
sorters. 
Theorem 2.1.12. (Circular Sorter Theorem, [LiOl]) The X2 interconnection 
constructs a circular sorter out of circular sorters. 
By nature, the sorting cell is the smallest circular sorter. According to theorem 2.1.12, 
the recursive X2 interconnection network of sorting cells qualifies as a circular sorter. 
An example of this is the T X 2" banyan network in the T X 2" bitonic sorter. Recall 
the construction of a bitonic network in Section 1.5. The juxtaposition of the two 
2”—1 X 2”—1 s oilers p roduces a 2" X 2" b itonic s eqence, w hich i s t he s pedal c ase o f 
circular-unimodal sequences, as is shown in Figure 2.8. The appending X2 version 
of banyan network serves as a circular sorter, thus the whole network is a sorter. In 
this circumstance, the circular sorter is called a merger. 
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_ —1 j—1 J—I 门 门 —I — j 1—1 r— 
_:::: •——:: 1 ： ： 二 b«  
LmJ LaJ LM LMJ LBJ ^^  
Circular sorter (serve as merger) 
Figure 2.8. A 16x16 bitonic sorter which is constructed by merging, 
{a,} and {b,} are ascending sequence, their concatenation is a 
bitonic sequence and get merged 
Definition 2.1.13. A network is said to be a (M’ N)-merger if it merges two 
monotonic sequences of length M and N into an {M+N) monotonic sequence. 
We give below the famous Mergesort algorithm: 
Algorithm 2.1.14. (Mergesort) An {M+N) X {M+N) sorter can be constructed by 
connect the following two parts sequentially: 
r 一 一 
An (M AO-merger 
When the two smaller sorters are recursively constructed in the same way, the 
recursive sorting algorithm is called Mergesort, with freedom in the choice of 4 3 




Figure 2.9. A generic Mergesort structure 
The bitonic sequence is stronger than a circular-unimodal sequence in that it contains 
additional information about the locations of local maximum and local minimum. If 
this additional information is taken into account, it is likely to simplify the hardware 
complexity of mergers. This simplification has been realized by the technique of 
inserting infinities. In fact, insertion of infinities into the input sequence of a merging 
network results in the odd-even merging algorithm by Batcher. [LiOl] gives the 
theoretic interpretation for the mechanism of odd-even Mergesort: 
Algorithm 2.1.15. (Odd-Even Mergesort) The following procedure constructs a (2", 
2")-merger recursively from {2"~\ 2"~^)-mergers. 
The input sequence is the juxtaposition of two ascending sequences of length 2". 
The odd-indexed terms in each sequence form an ascending subsequence. Deploy a 
(2”-i, 2"-i)-merger to merge these two subsequences. Similarly deploy another {2"~\ 
V 
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2”-i)-merger to merge the two subsequences of even-indexed terms. When the two 
merged sequences are interleaved together, the minimal element and the maximal 
element are positioned at ends, and the remaining terms can be sorted with 
n-2 parallel sorting cells. 
Notation, In parallel to bitonic sorters, the sorting networks recursively constructed 
out of odd-even mergers are called odd-even sorters. 
Figure 2.10 illustrates the procedure of inserting infinities in Mergesort. 
-00 • ^ - � # ^ 
A I I ^ 八 - t ^ A  
X2 O X2 f - f  
+00 -H> 1— i— 八•Vi —• ^ 
V ^ 1 - yi i ^ i  
少 1 —i i— +00 —• i— 
(a) (b) (c) 
Figure 2.10. Sorting with insertion of infinities 
Assume {xi, X2}, {yi, yi} are two ascending sequence. The input sequence in (a) is 
circular unimodal. Moreover, the maximum and minimum are located by the 
infinities accordingly, and the infinity-inserted sequence is still circular unimodal 
and thus can be sorted by the given circular sorter. Now if we adjust the input 
sequence by pushing the infinities to the ends, and keep the signals of the two input 
nodes not to mix up, we arrive at (b). Now we regard the infinities as just imaginary, 
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denoted by hollow dots. Then the node getting involved with infinities can be 
replaced by a 2x2 node if originally is a 3x3 node, or got rid of if original is a 2x2 
node. Thus we arrive at (c). Note that, during the process, the odd-indexed sequence 
is always attached to one input node and so does the even-indexed sequence, which 
is just as Algorithm 2.1.15 described. 
~ t  
iSS^ i I I 
y — i  
(a) 
门 —f  
i i H p " 




— f ~  
圓擊 
J — i  
(c) 
Figure 2.11. (a) 4X4 (b) 8X8 (c) 16X16 odd-even mergers 
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Figure 2.11 shows the 4x4, 8x8 and 16x16 odd-even mergers. Note that, all the 
sorting cells in odd-even sorters are of the same polarity. 
Before ending this section, we give some numerical results calculated by Batcher. 
Theorem 2.1.16. A 2" X 2" bitonic sorter contains n(n+l)2"~^ sorting cells, while a 
odd-even sorter contains {n^  sorting cells. The different of cell 
counting between the two constructions is n2"] —2"+l. 
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2.2 Construction of Generalized Bitonic Sorters 
Next we discuss the generalization of bitonic sorters. Cell polarities in a bitonic 
sorter are set by the Mergesort algorithm. Yet it is also possible for the bitonic 
network to perform sorting while arranging the cell polarites by other means. One of 
them is merging of rotated monotonic sequences, which is presented in this section. 
2.2.1 Bitonic Ar-sorters and Bitonic Dr-sorters 
Firstly we give the preliminary terminologies. 
Definition 2.2.1. A sequence {•Xo，^ i, ... xn-\} is called an Ar-sequence if 
Xr < Xr+\ < ... < XM-\ <Xo< ... < Xr-\ 
Similarly, a sequence {xq, X], ... xn—\} is called a Drsequence if 
or equivalently, 
XN-r-\ < XN-r-2 < • • • ：< ^ Xn-\ < ... < X^-r 
In words, an A^-sequence is an ascending sequence rotated by r positions and a 
Drsequence is a decreasing sequence rotated leftward by r positions. 
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Definition 2.2.2. An NxN Ar-sorter is an N^N switch that reorders an arbitrarily 
input sequence so that the output is an A广sequence. Similarly, an N><N Drsorter is a 
N x N switch that reorders an arbitrarily input sequence so that the output is a 
Dr-sequence. 
According to Definition 1.4.1, the NxN Ao-sorter and Do-sorter are actually A-sorter 
and D-sorter, respectively. 
The classification of generic networks of sorting cells is shown in Figure 2.12: 
^ ^ ^ ^ ^ {A^ xTV networks of sorting cells} ^ ^ ^ ^ ^ ^ 
/ ( {Ao-Sorters} �f {ApSorters} � ( {AA^-i-Sorter} � \ 
Figure 2.12. Classification of networks of sorting cells 
[LeL99] proposes a method to realize large-scale distributors. In not very strict 
words, a distributor is a switch to distribute active packets from the input ports to the 
output ports in an equal-probabilistic and rotational manner. In realizing A^sorters 
and D^sorters, we borrow the mechanism of rotation from distributors. 
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As we have said, an A广/Dr-sorter sorter makes both sorting and rotating. Toward this 
end, the potential network constructions may hopefully be bitonic sorters and 
odd-even sorters. [LeL99] points out that the interconnection pattern of the sorting 
cells in odd-even sorters does not provide the rotational capability, which somehow 
may be the price of cell count reduction. On the other hand, bitonic networks have 
the rotational capability. Before elaborating on this, we give 
Definition 2.2.3. A 2"x2" bitonic network of sorting cells is said to be a 2"x2" 
bitonic Ar-sorter (resp. bitonic Dr-sorter), if the cell polarities are set in such a way 
that the network qualifies as an Ar-sorter (resp. Dr-sorter). 
In particular, a bitonic Ao-sorter will also be called a generalized bitonic sorter. 
The bitonic sorter of course qualifies as a generalized bitonic sorter. The existence of 
other generalized bitonic sorters will be substantiated by the construction of 
Ar-/DrSorters, which is to be realized by algorithms in the following subsection. 
5 0 
2.2.2 Algorithms for Construction of Generalized Bitonic Sorters by Merging 
Rotated Monotonic Sequences 
The two sequences to be merged in the traditional Mergesort should both be 
monotonic. Below we develop a scheme to merge two sequences of more general 
pattern. Given two ascending sequence 
A={ao,以1，...，ciN-x}, ..., bN-\} 
Inverse sequence B and then rotate leftwards by k positions, ()<k<N, denoted as C: 
A = {ao, au ...，<3w_i}， 
C = {co, ci, ..., = {bN-k-u bN-k-2,…，bo, bN-\, b^-i, ..•，^ M-k} 
We are to merge A and C into an Ak sequence of length 2N’ N =2"~\ Feed {A, C} 
into a banyan network, which is initially composed of A-cells only. 
(1) Stage 1 compares elements in A and C one by one, and the output sequence is 
{D，E}，as 
D = {do, /^i, ...， /^am} = {Di，D2} 
E = {eo，eu --^eN-]} = {Ei，E2} 
where di = min(a/，ci), e/ = max(a/, ci), and the subsequences 
Di = {do, d\, dN-k~\), D2 = {d^-h dN-k+\,…，dN-\}； 
El = {eo, eu …，e^-k-x), £2= {cN-k, e^-k+x,…，^A^-I} 
From the properties of A and B, it is not difficult to see the following results: 
51 
Di = {ao, au ..•，<2«_i，bN-k-u-u •..，bo). 
El = {^Af-k-l, b^-k-l, .•” bN-k-u, Clu, Clu+U ..., ClN-k-\} 
D2= {ciN-k, ClN-k+\, ClN-k+v- 1， A^^ -v- 1 , 办 b N - k } 
£2= {^AA-1, b^-l, •..，b^-v, aM-k+Vi ClN-k+v+\, •..，flA^-l} 
for some u and v, 0< m < A'' -k, 0< v < A：, therefore, D1/D2/E1/E2 are all bitonic 
sequence. 
(2) We interchange D2 and E2 by inversing the bottom k cells of stage 1，thus {D, E} 
become {Di，E2，Ei, D2}. Denote 
F={D,,E2}andG={E,,D2} 
Note the fact that G={Ei, D2}={Z7yv-k-i, bN-k-i,…，bN-k-u,以《，…，_-紀-\, 
ciN-k, aN-k+\, ...，ciN -k +v - 1, by - v~ 办yv - 2，bN -k) is a circular unimodal 
sequence, with the maximum 
max(G)=max(D2)=max(fl;v +v -1，办斤-i) . 
and the minimum 




By definition of D1/E1/D2/E2, “ 
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Clu-V^bN-k-u, bN-k-u-X'Sflu, ClN-k+v- X^b^-v, bj^-v- ^N-k+v 
Therefore, any element in Di is smaller than or equal to any element in G, 
while any elements in G is smaller than or equal to any elements in E2, 
denoted as 
Di <(Ei, D2)<E2 
The above procedure is presented in Figure 2.13 by generic sequences. 
• Signal 
value 丨 丨 丨 圓 
i Address  
i i i i • 
0 N-k N 2N-k IN 
(a). Sequences A and B 
• Signal 
value I i iy 
X I ！ 1 
X i r N ： 
！ Address  
i i i ^ • 
0 N-k N 2N-k IN 
(b). Sequences A and C as the input of a 2N^2N banyan network 
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• Signal 
广 I M 
==网々 I..........--1.. 
X ^ i I 
, \丨 丨 丨 丨 Address 
i L_ i i • 
0 N-k N 2N-k IN 
(c) Stage 1 outputs of the banyan network of A-cells 
• Signal 
value i \ i i ; 
K / i i I 
1— I E, 
— : = : =仁 ^ 
^ 、 丨 Address  
! ： ^ ^ • 
0 N-k N 2N-k IN 
(d) Stage 1 outputs of the banyan network with the bottom k sorting cells'flipped 
Figure 2.13. Stage 1 merging of an Aq sequence and a D^ 
sequence by a 2N>^2N banyan network 
(3) Next F is fed into the upper sub banyan network and G is fed into the lower sub 
banyan network. As we have proved, G is a circular unimodal sequence, thus 




According to Di <(Ei, D2)<E2, they are also the minimum and maximum of the 
whole input sequence {A, C}. 
Denote the difference between min(ao，h) b^-id as 5. Let us do a 
trick by subtracting from E2 by 6 and denote the new sequence as E2’，as shown 
in Figure 2.14(b). Thus (Di, E2’）can be sorted by the upper sub banyan network 
and 1 ocated among the upper 2" output addresses, and the output sequence i s 
Then adding 5 to the elements being subtracted. Thus the output 
sequence is here the notation “ + ’ ’ stands for the sequence is 
rearranged into an ascending sequence. In the comparison process, the 
subtracting operation is virtual, whose effect can be realized as follows: 
• If exactly one input of a sorting cell is in E, then the polarity of that cell is 
flipped; 
眷 If both inputs are in E, then no flipping applied to that sorting cell. 
Now we consider where the virtually subtracted elements are positioned after Stage 
2. After stage 1 of the banyan network, E2’ is located at the lower k input addresses 
of the upper sub banyan network as in Figure 2.14(b). For an N^N bitonic network, 
after stage 2: " 
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a) If k<NI2, then all elements in £2' are to be moved from the lower Nil to the 
upper NH addresses, as shown in Figure 2.14(c). Therefore, the bottom k 





i Address  
^ • 
0 N-k N 




1 — — — 
i Address 
0 N/2 N-k N 
(b) Sequence E virtually subtracted by 5, which can be sorted by a banyan network 
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I Signal 
value ： 丨 丨 
K - H i i 
riC：::：：^：^  I I 1 
I 丨 丨 丨 Address  
j j i i • 
0 N/2 N-k N 
(c) The output sequence of stage 2 of the upper sub banyan network, where the 
bottom k sorting cells are flipped 
Figure 2.14. Stage 2 merging of an Ao sequence and a Yh sequence by a i m i N 
banyan network, in the case oik<JSfll 
‘ ‘ Signal value 
———...-...........——ftC： .^........—..— 
i i o i 
..——..ll....….......i.. 
I i 丨 Address 
_J I • 
0 N-k N 
(a) The input sequence to the upper sub banyan network 
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J ‘ Signal value 
—I !—— 
I Address 
0 N-k N 
(b) Sequence E virtually subtracted by 5，which can be sorted by a banyan network 
�^ Signal value 
n—— 
1 — u ^ i — I 
i i i Address  
i 1 i • 
0 N-k N/2 N 
(c) The output sequence of stage 2 of the upper sub banyan network, where the top N-k 
sorting cells are flipped 
Figure 2.15. Stage 2 merging of an Aq sequence and a D/t sequence by a 2N>^2N 
banyan network, in the case ofk>N/2 
b) If k>N/2, the smallest NI2-{k -N/2)= N-k elements in E! are moved from 
the lower N/2 to the upper N/2 addresses. Therefore, the top N-k sorting 
cells of the sub banyan network are flipped, or equivalently, the bottom (k 
58 
mod Nil) cells are flipped, then the whole stage of the upper sub banyan 
network is flipped again. This is illustrated in Figure 2.15. 
(4) Repeat step (3) until the last stage, then the output sequence is an A众 sequence. 
Note that {)<k<N. In the above procedure, if step (2) takes an opposite action, then 
the merged sequence would be an Aa^ +a： sequence. 
Next we consider the generalization of this procedure. If at the beginning, sequence 
A is rotated rightwards by p positions, and C is already rotated leftwards by q 
positions, i.e., k=q. Because each element of A and each element of C correspond to 
a stage-1 sorting cell sequentially, we can flipped the bottom p+q sorting cells of 
stage-1, and then rotate them downward by p, which is equal to flip the upper p 
sorting cells and the bottom q sorting cells. The rule for other stages i s similarly 
modified. We articulate the modified procedure to construct bitonic Ar-sorters in the 
form of Algorithm lA，Algorithm 2A, and bitonic Drsorters in the form of 
Algorithm ID and Algorithm 2D. 
Algorithm l A . A bitonic Arsorter is constructed by interconnecting the 
following parts sequentially using a shuffle exchange: ** 
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Z a 2”—1X 2”—1 bitonic Ap-sorter and a X bitonic D^-sorter 
\ a 2" X 2" banyan network 
where 0<p< 0<q< 0<r<2",p + q = r modulo 2"~\ The polarities of 
the sorting cells in the 2"X2" banyan network are set by the following procedure 
I 
(Initially the 2" X 2" banyan network is composed of A-cells only): 
POLARITY—A (n, p, q, r) / / p + q = r modulo 
{ 
1: flip the polarities of the top p cells of stage 1 of the banyan network; 
2: flip the polarities of the bottom q cells of stage 1 of the banyan network; 
3： if(p+q ^ r) 
additionally flip all the cells of stage 1; 
n —n-l; 
p ^ p m o d q —q m o d ; 




r ^ r mod 2"; 
apply POLARITY_A (n, p, q, r) to the upper sub banyan network; 
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} 
else if (r> 2") 
{ 
r ^r mod2"; 








(1) To build a 2"X2" bitonic A广/Drsorter by any of the four algorithms, a pair of 
2«-i X bitonic Ap-sorter and bitonic Dp-sorter that satisfy 
p+q = r or / ? + 社 2" - i=r 
are prerequisite. 
(2) Algorithm 1A deal with a series of sub banyan network within the appended 2" 
X 2" banyan network, from the sub banyan network (the whole of the 
appended banyan network), to the sub banyan network (a sorting cell). They 
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are of graduated size, and the sub banyan network always contains the/^ sub 
banyan network, for any i<j, like a nest of boxes. If i+\=j, then t h e s u b 
banyan network is the upper rear/lower rear half o f / sub banyan network. 
(3) At the last stage, the module is �=„=1, and j^ mod i=^ mod i 三 0, so the state 
polarity of cells are only decided by r. 
(4) Whenp = 0, this algorithm reduce to Lee and Lee's work. 
Example. A clear-cut list of all 4x4 bitonic Arsorters and bitonic D.-sorters ( r e 
[0，3]) are given by the table below, in symbolic representation and matrix 
representation as well. 
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*Notation: The notation “（ • V’，where x= 1 or 2, differentiates distinctive bitonic A/D, sorters 
bitonic A,sorter bitonic D 广sorter 
I T y ^ -「0 0 0] 「1 1 1] 
p n ^ [1 0 oj (A。)1 - l ^ J r ^ Lo 1 ij (D。)1 
Ix T • I 「1 0 ol I 「0 " 1 … 
[o 0 oJ (a。)2 [l 1 ij (d。)2 
^ ^ ^ � 0 0 ll I - � 1 " 1 … 
I ) ( ~ 7 y ， I [ � 1 1 1] - I — — ' ' - t r ^ � 0 " 1 ,T^� 
[l 0 oJ (Ai)2 p u j f ^ [o 1 i j _ 
I 「0 1 0] 力 T T 0 1 ] … 
^ ^ 任 1 o J (A2)i ^ ^ [ o �J (D2)I 
「1 1 ol I 丁， 「0 0 1 ] … 
Lo 1 o j (A2)2 [ l b i j _ 
I TVf I - � 0 1 0] � 1 " 1 … 二 L�ij _ ^ f i b 1�] (1)1 
-iX^^i—ii—「1 0 ol ——If 「0 1 l"| 
J ^ j Q ^ [l 1 i j (A3)2 P ^ p P [O 0 oJ (Di)2 
Table 2.1. 4x4 Ar/D, sorters in symbolic/matrix representations 
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Example. A pair of 4x4 bitonic A2-sorter and bitonic Ds-sorter appended with an 
8x8 banyan network realizes an 8x8 bitonic Ai-sorter, as show in Figure 2.15: 
A 4x4 A2 sorter {p=2) The banyan network on which algorithm 1 is to be applied 
a 1 1 1 1 1 运 
j r - f p - ^ z : — [ y z t 
^Ty ^ — — V ^ ^ 1 -
i i h i i i -
A 4x4 D3 sorter (q=3) ‘ 
Step 1 through 4 correspond to the procedure labeled in Algorithm 1 A: 
Stepl: ~ T \ / T T ~ 
i i ^ 
4 i  
一 2 : 如 ” j T I . 
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Step 3: — • • ^ 
1 • — 
i i  
— • 9 ^ 
Step 4: 
• 4 4 -
^ k . I 
1 A ^ 
i i 4-
Apply the algorithm recursively to the remaining part. The final outcome of 
Algorithm l A i s 
T T r 
I . 
• • • ~ 
• • i ~ 
Figure 2.16. The recursive steps to construct an 8x8 Ai sorter 
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2'h X 2"-' bitonic V ! Q r t ^ ^ ^ 2 � i X 2""' bitonic D, - i ^ r t e T ^ 
• 2" X 2" banyan : : 2" X 2" banyan 
/ network applied X / / network applied 
with polarity_A with polarity_A 
X 2""' bitonic D^- \ X 2"'' bitonic A 
！ • 
(a) Algorithm 1A (b) Algorithm 2A 
X 2""' bitonic A, 里 X 2 � ‘b i t o n i c D , s ^ r t p ^ ^ 
• 2" X 2" banyan ^ 2" X 2" banyan 
/ ( / y network applied X / / network applied 
“ �一 丨 “ with polarity_D / X mth polarity_D 
2州 X 2 � i bitonic D � s a f t e r \ 2"-' X 2"-' bitonic A 
'；' I ’ 
(b) Algorithm 1D (d) Algorithm 2D 
Figure 2.17. Components of2"X2" bitonic A,/D, sorters 
In Algorithm 1 A, the X bitonic Ap-sorter is put above the X bitonic 
D^-sorter. When they are interchanged, the whole network is still a 2" X 2" bitonic 
A r sorter，since the outputs of them are interleaved at the input of the" 2" X 2" bitonic 
network by a shuffle exchange, and the interchange of the bitonic Ap-sorter and the 
bitonic D^-sorter only alters the ordering of the two inputs to each sorting cell in 
Stage 1 of the banyan network. We put down this variation as Algorithm 2A: 
Algorithm 2A. A 2"X2" bitonic A^-sorter is constructed by interconnecting the 
following parts sequentially using a shuffle exchange: « 
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/ a 2”-1 X 2”-i bitonic D^-sorter and bitonic Ap-sorter 
\ a 2" X 2" banyan network 
where 0<p< 2"~\ 0<q< 2"~\ 0 < r < 2",/? + ^ = r modulo The polarities of 
the sorting cells in the 2" X 2" banyan network are set by the following procedure 
(Initially the T X 2" banyan network is composed of A-cells only): 
POLARITY—A (n, p, q, r) — q = r modulo 
{ 
1: flip the polarities of the top p cells of stage 1 of the banyan network; 
2: flip the polarities of the bottom q cells of stage 1 of the banyan network; 
S： if(p+q + r) 
additionally flip all the cells of stage 1; 
n ^n-1; 
p ^ p mod2"-i’ q <-q mod 




r ^r mod2"; 






r mod 2"; 







If we set each sorting cell of the 2" X 2" banyan network in the opposite polarity from 
Algorithm l A and Algorithm 2A, then we can construct 2"X2" bitonic Dr-sorters. 
Therefore, paralleling to Algorithm l A and Algorithm 2A, we have Algorithm ID 
and Algorithm 2D: 
Algorithm ID. A 2 " ] X2”—）bitonic A^sorter is constructed by interconnecting the 
following parts sequentially using a shuffle exchange: 
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y a 2”-1 X 2”—1 bitonic A^-sorter and T'^ bitonic D^-sorter 
\ a 2" X 2" banyan network 
where 0 < p < T~\ 0 < ^ < T~\ 0 < r < 2 " , p + ^ = r modulo T~\ The polarities of 
the sorting cells in the T X T banyan network are set by the following procedure 
(Initially the T X T banyan network is composed of D-cells only): 
POLARITY—D (n, p, q, r) / / p + q = r modulo 
{ 
1: flip the polarities of the top p cells of stage 1 of the banyan network; 
2： flip the polarities of the bottom q cells of stage 1 of the banyan network; 
S： if(p+q + r) 
additionally flip all the cells of stage 1; 
n ^n-1; 
p <-pmod 2"乂 q ^qmod 




r ^r mod2"; 





r —r mod2"; 







Algorithm 2D. A bitonic A^-sorter is constructed by interconnecting the 
following parts sequentially using a shuffle exchange: ‘ 
Z a 2”—1X 2”-i bitonic D^-sorter and a 2”—^  X bitonic Ap-sorter 
\ a 2” X 2” banyan network 
where 0</?< 0 < ^ < 2"~\ ^<r<2\p + q = r modulo 2"~\ The polarities of 
the sorting cells in the 2" X 2" banyan network are set by the following procedure 
(Initially the 2"X2" banyan network is composed of D-cells only): 
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POLARITY_D(n, p, q, r) / / p + q = r modulo 
f 
1: flip thez polarities of the top p cells of stage 1 of the banyan network; 
2: flip the polarities of the bottom q cells of stage 1 of the banyan network; 
additionally flip all the cells of stage 1; 
n ^n-1; 





r ^r mod 2"; 




r —r mod 2"; 








From the procedure of these algorithms, the following statement is not difficult to 
understand. 
Corollary 2.2.4. Algorithms 1A，2A, ID and 2D define the cell polarities of the 2" X 
2" banyan network. Given a bitonic Ap-sorter and a bitonic 
D f sorter，the cell polarities in the banyan network is determinate. Consequently, the 
2" X 2" bitonic A;-/D^-sorter is determinate. 
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2.3 Summary 
In this chapter we have constructed generalized bitonic sorters. They are the special 
case of bitonic Ar/D,-sorters, which can be realized by flipping cell polarities in a 
bitonic network. As we understand, the X2 version of banyan network is in fact a 
circular sorter, which is more than a merger that is desired by Batcher's bitonic sorter. 
From the four algorithms, however, we can conclude that the X2 version of banyan 
network could be even more than a circular sorter. For the 2"><2" merger of an 
arbitrary 2"x2" generalized bitonic sorter, the input sequence can be of non 
circular-unimodal type. We regard this as a result from some "redundancy" of the 
bitonic network. Combined with further results in Chapter 3, we will make 
exploration of this redundancy in Chapter 4. 
73 
Chapter 3 
Construction of Generalized Bitonic Sorters 
By Cross-A: Cell Rearrangement 
3 • 1 Cross-众 Cell Rearrangement on a Multistage Network 
Merging algorithms in the preceding chapter construct generalized bitonic sorters as 
well as bitonic Ar/Drsorters for all r. This chapter applies techniques of intra-stage 
cell rearrangements to identify even more varieties of generalized bitonic sorters. 
3.1.1 Intra-stage Cell Rearrangement 
In a multistage network, the location of a cell in a stage is indicated by the ordering 
of that cell. If the cells in a stage are reordered, i.e., the ordering of cells is scrambled 
while the interconnection lines to them are still attached, then the internal 
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connectivity of the network is still retained. 
For a 2"x2" network, the location of a cell in a stage is represented by an «-l-bit 
address, which is the first (n-l) bits of the input/output address of that stage. Hence 
the intra-stage reordering of the cells is a permutation on the addresses. 
Explicitly, we have 
Definition 3.1.1. For a stage of a 2"x2" network, a 2"x2" intra-stage cell 
rearrangement, or simply cell rearrangement, is a permutation on the nodes, 
which produces an exchange X immediately before that stage and an inverse 
exchange X—i immediately after that stage. 
Here the exchange X satisfies 
X(aia2.. .a„_iO) = bib�...b„—lO and X(aia2.. .a„_i 1) = bib2.. .b„—11 whenever 
X(aia2.. .a„-ix) = bib2.. .hn-\y for some bit x and some bit y. 
Example, The result of a cell rearrangement is to produce a pair of exchange and 
inverse exchange immediately before and after the rearranged stage, NOT simply to 
attach them to the original stage. Figure 3.1 illustrates an 8x8 cell-rearranged stage 
in (a) layout representation, (b) symbolic representation and (c) matrix representation. 
Here distinctive nodes are denoted by A/B/C/D in layout representation and matrix 
representation, and by different vertical lines in symbolic representation. 
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_ _ I—^ I— 
D D D  
1—1 ‘―^ 
(a) In layout representation 
— T ——T  
； . Y 
_ _ i ^  
^ _ A 
(b) In symbolic representation 
_ ^ ] r A 1 r ^ " 
B c _ C 
义(3 2 1) ^  1(1 2 3) ^ ^ ^(3 2 1)^ (2 1)召 ^ (1 2)^ (1 2 3) ^(3 1) ^  ^ (1 3) 
D D D 
_ J L 
(c) in matrix representation 
Figure 3.1. A cell-rearranged stage 
Cell rearrangements involve two changes: ‘ 
• Transforming of the external/inter-stage exchanges, and 
• Reordering of cells. 
These two changes are obvious in layout representation and matrix representation. In 
symbolic representation, the ordering of the nodes are indicated by the relative 
positions among the vertical lines as rule (5) of symbolic representation prescribes, 
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and the inter-stage exchanges are only implied by how the horizontal lines are 
connected by the vertical lines. Hence after a cell rearrangement, the symbolic 
representation is adjusted by horizontally interchanging of certain vertical lines. 
3.1.2 Equivalence of Networks 
Multistage networks in different appearance may have similar properties. The 
equivalence among networks has been proposed and studied in the literature. 
Cell rearrangement can be used to interpret the internal similarity of apparently 
different networks. For example, as discussed in [LiOl], if the cell rearrangements 
are of bit-permuting type, then applying them to a banyan-type network, neglecting 
external exchanges if any, results in another banyan-type network. Hence the family 
of banyan-type networks has a kind of equivalence. In this thesis, we focus on 
equivalence of networks both in the sense of network interconnection and in the 
sense of sorting effect. 
一 
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In the sense of network interconnection, we have 
Definition 3.1.2. Two networks are said to be topologically equivalent if one 
network can be obtained from the other by cell rearrangement of certain stages, 
while retaining external exchanges if any. 
g [ j y E H — 
V J ! . 
Rearrange the stage-1 Stretch out the 
cells and the stage-2 by X(i 2) ^ interconnection lines 
| _ 藝 
二 [ g i z y _i_— 
Figure 3.2. Conversion between two networks by cell rearrangement 
Figure 3.2 illustrates how an 8x8 banyan network preceded with a shuffle exchange 
is cell-rearranged into an 8x8 reverse baseline network preceded with a swap 
exchange. 
Remark. The cell rearrangements involved in topological equivalence can be generic 
and may not be induced by bit-permuting exchange. 
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In the sense of sorting effect we have 
DeHnition 3.1.3. Given an arbitrary input sequence, two networks of sorting cells 
are said to be functionally equivalent if the output sequences of them are always 
equal to each other. 
According to our definition, topological equivalent sorting networks are by nature 
functionally equivalent, since they share the same internal connectivity. 
If two networks are exactly the same, which is a special case of being equivalent, we 
give another terminology for this situation: 
Definition 3.1.4. Two networks composed of 2 X 2 sorting cells are said to be 
identical if 
1) They have the same inter-stage connection as well as input exchange and 
output exchange, when the interconnection lines are stretched out;‘ 
2) Each cell in one network has the same polarity as its counterpart in the other. 
Otherwise, the two networks are said to be distinctive. 
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3.1.3 Cross-A： Cell Rearrangement 
As we have seen from §3.1.1 and §3.1.2, bit-permuting cell rearrangements can 
convert between certain multistage networks due of the regularity of inter-stage 
exchanges. However, the exchanges to induce cell rearrangements are not restricted 
to bit-permuting exchanges. In this subsection we propose another class of cell 
rearrangements that also have regularity. 
Definition 3.1.5. A cross-k exchange on integers from 0 to 2"- l , denoted as X^，is 
the mapping among n-hit numbers via: 
binary(6,Z>2 binary(6,62 ".^\.人），HkSn 
00 \ / 00 00 V 00 
01 01 01 八 01 
10 10 10 10 
11 / \ 11 11 八 11 
(a) 4x4 cross-1 exchanges (b) 4x4 cross-2 exchanges 
000 \ / 000 000 . . 000 000 w 000 
001 A / / 001 001 y 001 001 A 001 
010 AY// 010 010 M 010 010 010 
011 A A ^ oil oil / \ oil oil A oil 
100 M ^ 100 100 . . 100 100 V / 100 
101 /yy\\ 101 101 .v. 101 101 A 101 
110 / / \ \ 110 110 M 110 110 110 
111 / \ 111 111 / \ 111 111 A 111 
(c) 8x8 cross-1 exchanges (d) 8x8 cross-2 exchanges (e) 8x8 cross-3 exchanges 
Figure 3.3. 8x8 Cross-众 exchanges 
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Example. There are two cross exchanges on integers from 0 to 3: cross-1 and 
cross-2 exchanges, and three cross exchanges on integers from 0 to 7: cross-1, 
cross-2 and cross-3 exchanges, as shown in Figure 3.3. 
寒 
Corollary 3.1.6. The inverse of a cross-k exchange is itself. 
Corollary 3.1.7. 
a) The product of a cross exchange X^ and a bit-permuting exch^ge o is: 
b) The multiplication of two cross-/: exchanges Xjd and Xj^ are commutative: 
Example. X2X(3 2) = X(3 2)X3 , X(3 2)X2 = X(3 2)X芝 
In the definition of cell rearrangement, if the exchange that induces a cell 
rearrangement is a cross-A： exchange, then it is called a cross-k cell rearrangement. 
Alternatively, we give 
Definition 3.1.8. A cell rearrangement in a multistage network is called cross-k cell 
rearrangement if the cells in a certain stage are reordered so as to produce an 
additional pair of cross-A： exchanges immediately on both sides of the cells. The 
mathematic notation of inter-stage connections transforms-as follows: 
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[Xo:Xi： ... [Xo:Xi:...:Xy-iXk:XkX,: \<k<n-\. 
1 • _ 
� I—J 
(a) In layout representation 
. j 巧 T )C 
± t== ‘ r i z D c 
1 1 I 7 1 )C 
(b) In symbolic representation 
_ ^ r- - I I - _ -I 
A 1 r B ] r B 
5 A 
2 1) c 2 3) — 2 1)^2 ^ 2 3) — ^2^(3 2 1) ^ 义(1 2 3)^2 
D C C 
_ J L J L "J 
(c) In matrix representation 
Figure 3.4. The 8x8 cross-2 cell rearrangement 
Example. As done in §3.1.1, we also illustrate the cross-A: cell rearrangement in three 
types of representations. Recall that, the way to represent an inter-stage exchange in 
symbolic representation is different from that in layout representation. The symbolic 
representation does not explicitly symbolize the inter-stage exchanges, but 
implicate the exchanges by how the vertical lines connect the horizontal lines. 
So the cell rearrangement looks differently in symbolic representation, where the 
¥ 
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cross-« exchange X2 is converted to X3 as Corollary 2.3.3 indicates. This is shown in 
Figure 3.4(b) in contrast to 3.4(a) and (c). 
Lemma 3.1.9. If there is a cross exchange in a 2"x2" multistage network of sorting 
cells, the exchange can be offset in the following situations: 
(1) A cross-A： exchange is consecutive to another cross-A： exchange with the same k\ 
(2) A cross-w exchange is immediately in front of a stage; 
(3) A cross-« exchange is immediately after a stage. 
In (1) the product of the two exchanges is an id exchange; in (2) the cross exchange 
is absorbed by the input of the sorting cells; in (3) the cross exchange is converted 
into polarity flipping of the sorting cells. 
Remark. Statement (1) holds as a consequence of corollary 3.1.6. Statement (2) and 
Statement (3) are self-evident from Figure 3.5. By the same argument in the 
preceding example, Lemma 3.1.9 also looks differently in symbolic representation, 
which is shown in Figure 3.5 in contrast to layout representation and matrix 
representation. 
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疰 至 . 
S — 議 
__ « I— 
^^X ^^X XpX 
一 — 札ijj 丨 jH^il^^ 一 
^^X XnX 
_ — r- —1 1— —I 
0 ] r 0 1 r 0 
^2^(3 2) 3) 一 ^(3 2)^ 3 3) ^ ^ ^ ^(3 2) 3) 
0 0 0 
_ -J I— 」 ^ —' 
(a) An 8x8 cross exchange absorbed by sorting cells 
• 變 
药场 XnX 
‘ 0 1 r 0 1 r 1 
^(3 2) 3)^ 2 ^(3 2) 3) ^(3 2) 3) 
_ 0 J [ 0 J L 1 
(b) An 8x8 cross exchange converted into polarity-flipping of sorting cells 
Figure 3.5. The descriptive proof of Lemma ^.1.9(2)(3) 
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3.2 Construction of Generalized Bitonic Sorters 
As is discussed, bit-permuting cell rearrangement can convert between equivalent 
banyan-type networks. We now come to see what cross-/: cell rearrangement can do. 
Example. In the example of §2.2.2，we construct an 8x8 bitonic Ai-sorter by 
Algorithm lA . We put it down again in Figure 3.6 as network A, and apply the 
following steps to it. 
1) Perform cross-2 cell rearrangements on the and stages, and we get B. 
2) Offset the two consecutive cross exchanges in B according to Lemma 3.1.9(1), 
which leads to C. 
3) Convert the cross-2 exchange in C into polarity flipping of Stage 3 cells 
according to Lemma 3.1.9(3)，which leads to D. 
4) Let the remaining cross-2 exchange get absorbed by Stage 6 sorting cells 
according to Lemma 3.1.9(2), which leads to E. 
After a series of conversion, we again get an 8x8 bitonic Ai-sorter E, but being 
distinctive from A. 
Figure 3.7 illustrates a similar procedure on Network A. The result of each steps are 
denoted as Network B', C , D' and E'. 
¥ 
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a I iiti, 
I Rzzz If I 
I 1 1 I 
Network A, an Ai sorter with bitonic network structure 
、 ^ I X T ！ 
Network B, topologically equivalent to A, but not a bitonic network 
- X it——X——X . n x __ 
Network C, which is identical to B when the adjacent cross-1 exchanges are offset 
i r ^ i I ‘ I d±xzr： 
Network D, functionally equivalent to C as a network of sorting cells 
M I 
¥ 
Network E，a bitonic network, functionally equivalent to D as a network of sorting cells 
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—^  r—1 r—1 p-. —— —I 
—IT! ri I^ X^^ ^^ C^j-j/X^ ^ 门 厂 
i S S S ^ ^ S f " A 
」 1—1 LiaJ l__] l__l 
_ n m m A n n n Network B 
� LJ L_I L—J 1—1 
J l—J LiiiJ I—I L_J 
為 _ = 一：一 = = — x = _ Network C 
mJ ‘―J I—J LJ I—i 
|—I r-n r—1 i—m p.— • 
為 . Network D 
—I 门 1—1 n — — 
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Figure 3.6. A transformation creating new 8x8 bitonic Ai sorter 
out of an 8x8 bitonic Ai sorter, in three representations 
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Network B', topologically equivalent to A, but not a bitonic network 
Network C’，which is identical to B when the adjacent cross-2 exchanges are offset 
I I T I I . FF^ 
Network D'，functionally equivalent to C as a network of sorting cells 
I , 丨 I 丨 T U ^ 
丨IX丨丨j三 
Network E'，a bitonic network, functionally equivalent to D as a network of sorting cells 
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Figure 3.7. Another Transformation creating new 8x8 bitonic Ai sorter 
out of an 8x8 bitonic Ai sorter, in three representations 
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1) Topologically equivalent ^ B(B') 
2) Identical when 
Bitonic networks 
stretching out 
with different sets 
interconnection 
nf Pfll nnlaritif'•！ . . 
4) Functionally 3) Functionally lines 
,, ” 
equivalent equivalent 
E(E') < D(D') < C(C') 
Figure 3.8. Equivalence of the networks during the transformation process 
The transform from A to B is by cross-A: cell rearrangement, hence B is topologically 
equivalent to A. From B to C, the networks are only different in the appearance of 
interconnection. When the adjacent cross-A： exchanges in B are offset, the two 
networks are actually identical. By now we do not count in the the specific properties 
of the node. Next, since each of the nodes are filled with a sorting cell, the cross-A: 
exchanges in C and D are cancelled in succession, and the same sorting effect are 
ratained in E. Hence E and A are both bitonic networks, and are functionally 
eqivalent as networks of sorting cells, but with different sets of cell polarities. The 
relationship among A, B', C , D' and E, are fully parallel. • 
The last two examples suggest the possibility that one 2" X 2" bitonic A;--/D^-sorter 
can be converted from another 2"X2" bitonic Ar-sorter by applying cvoss-k cell 
rearrangement. In general, we propose 
Algorithm 3. For a 2"X2" bitonic network of sorting cells, consider the last two 
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stacks of banyan networks which contain 2n-\ stages. Index them from left to right 
as Si，S2, ...，S„-i, S„, ... , S2«-i. The following steps convert a bitonic network into 
an equivalent bitonic network of sorting cells, which is distinctive from the original 
one: 
1) If 1< A: < n-2, apply cross-(A:+l) cell rearrangements from S^ +i to S„-i, and 
cross-A: cell rearrangements from S„ to Sk+n-u or if k = n - 1 , apply cross-A： cell 
rearrangements from S„ to S2«-2. 
2) By Lemma 3.1.9, offset the cross-A: exchanges induced by the cell 
rearrangements. 
Remark. Algorithm 3 applies to any 2" X 2" bitonic network of sorting cells, 
including any generalized bitonic sorter as well as any bitonic Ar-/Dr-sorter. 
Definition 3.2.1. The procedure in Algorithm 3 is called a 2" X 2" cross-k 
transformation. The successive application of the 2" X 2" cross-A:i, 2" X 2" 
cross-介2，••• , 2 " X 2 " cross-A：^ transformations is called a 2 " X 2 " cross-(ki, k!’ 
transformation, where 1< ki, k�’ km < 1< m < n-\. In particular, A bitonic 
network is invariant under null transformation. 
Proof of Algorithm 3. In the sense of network interconnection, the last two stacks of 
banyan networks of the bitonic network can be written as ^ 
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[X(„„-1 ...2) ： X(2 3 ... «)X(„ n-\ ... 3) • ••• : X(„—1 „)： X(„ n-\ ... 1) : X(i 2 ... n)X(„ „-i ...2): X(2 3 ... n) 
. . . X ( n „-i) ： X(„-i „):] 
First we prove cross-A; transformation. When 1< k <«-2, consecutive stages from 
S/c+i to S„-i are rearranged, and cross exchanges are induced as follows: 
[X(„ n-l ... 2) : X(2 3 ... «)X(„ n-1 ... 3): .. • : X(众+i k+1 ... n)X(„ „-i ... )t+2)X 组：X k+\'^(k+2 k+3 ... n) 
n-\ ... ^ +3)X ^  ： ... : X^lXfn-i «)X ^ ： X/c+iX(n „-i ... ‘ X^X(i 2 ... «)X(„ „-i ...2) 
X丞：...：X左X(yt众+1 …„)X(„„-i …奸 1 ) : . . . ： X(„-i „)：] 
=[X(„ „-i ... 2): X(2 3 ... ;i)X(„ ... 3)： ... ： k+2... «)X „-i ,..k+2) • X(;t+2 yt+3 ... 
n)^k+\ X A:+lX(„ n-\ ...k+3) ... : X(„ „-i)X 组X 组：X組X 组X(„ …i) ： X(i 2 …n)X 组 X 
组 X(„„-i...2): ... ： X(k k+\ ... n-l .j+l): ... ： X(„-i „)：] 
=[X(„„-l ... 2) : X(2 3 ... «)X(„ n-\ ... 3): : X„X(;t+l k+2 ... «)X(„„—i ...k+2) : X(众+2 众+3 ... n)X(„ 
«-l … . • . . • X(„ n-l):X(„ „-i...i) :X(i 2... /i)X(„ n-l X(ytjt+i ... „)X(„ n-\ … X „ :.. •: 
The ist Xn immediately follows Sk, and the X„ immediately precedes By 
Lemma 3.1.9，the X„ is converted into cell polarity flipping of Sk, and the X„ 
is absorbed by the cells of Sa:+„. So the network is be transformed back into a bitonic 
network, with the cells in it rearranged, and the stage k cells polarity-flipped. 
In the above procedure, each step is either topologically equivalent or 
functionally equivalent. Hence the final result is equivalent to the original network in 
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the function. 
When Af=«-1, by the same argument, the application of cross-A: transformation 
also results in an equivalent network. 
If cross-A：!, cross-众2,…，cross-km transformations are successively applied to a 
bitonic network, then every transformation will convert the result of its preceding 
transformations into an equivalent network. So cross-(A:i, h , ..., km) can transform a 
bitonic network into its equivalent. 
• 
A transformation can be notated in matrix form. Figure 3.9 illustrates the 2"X2" 
cross-A: transformations up to 8X8: 
• + 1 • d • • • • + 1 • 、 • 、 拳 
-+1 •、• 1 • +1 •人+ • • • +1 •人人 
+ 1 •人 • +1 •丫个• • • +1 •、•、• 
• +1 • r • • • • +1 •4/ •4/ • 
L L -
n=2, k=l n=3, k=l n=3, k=2 
Figure 3.9. The operators in T X 2" cross-众 transformations 
As shown in the matrix representation, there are two kinds of operators in a 
transformation: “+1” and “ �” . "+l" means the polarity of the cell is flipped in the 
transformation, and “ � “ means the indicated two cells are exchanged. 
Theorem 3.2.2. All the 2"X2" cross transformations form a commutative group 
ft* 
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under multiplication. The order of the group is 
Proof, (closure) By the definition of cross-(ki, k �，. . .， k m ) transformation in 
Algorithm 3, the product of two cross transformations is always a transformation. 
(associativity) Denote cross-(A:i,知，...，km) transformation as Tkx,ki,...,km- The 
associativity holds since 
{Tkx,kl,...,kmT^k\\ k2\... ,kn •) Tkl ",lc2",... ,kl "= Tkl Tja • . • TknTh'T/a'. . . Tfo,' " • • . Tkl" 
=Tk\Tta... Tkm(Tki’Tki'... Tk’/Tk\"Tic2"Tki")=Tia,k2’...,kniTh' ’ ki\...,h,'Tk\\h:\...,ki") 
(identity) Any cross transformation is invariant under the multiplication with 
null trasnformation. 
(inverse) If a cross transformation multiplies itself, all the operators "+l" and 
“ ^ “ will offset. Hence the inverse of a cross transformation is itself. 
(commutativity) Apply two aribtrary cross transformations, Transformation 1 
and Transformation 2, to a bitonic network with different orders, and the results are 
bitonic networks B and B', respectively. The group being commutative means that B 
and B' are identical: 
Transformation 1 + Transformation 2 , . . , ^ • bitonic network B 
bitonic network A 
Transformation 2 + Transformation 1 , • . , • bitonic network B 
Clearly, B and B' are identical if and only if each stage in B is identical to its 
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counterpart in B'. Given an arbitrary stage S/ in bitonic network A. If 
1) Si is transformed by at most one tranformation; or 
2) The cells in S/ is polarity-flipped by one of the transformations and rearranged 
by the other, 
then Si of B and S/ of B’ are identical. 
In the rest of the cases, S/ are cell-rearranged in both Transformation 1 and 
Transformation 2. Index the I/O ports of S, as an Aq sequence. If Transformation 1 is 
a cross-A:i transformation and induces Xj^ to the I/O ports of S/, Transformation 2 is a 
cross-始 transformation and induces Xj^ to the I/O ports of S,，then the I/O ports of S, 
in B are rearranged as X]^Xia(Ao), and the I/O ports S/ in B' are rearranged as 
X^Xia(Ao). By Corollary 2.4.3, 
X]aXia= X|aXia=binary(^i^2 … � …、…办n ) 
i.e., the sequence of I/O ports of S, in B are equal to that in B'. Hence S/ in B is 
identical to S, in B’. Consequently, B and B' are identical. . 
In general, Transformation 1 is cross-(A:i, h , ..., km) transformation and 
Transformation 2 is cross-(A:iki', k'). The commutativity holds since 
Tk\, ki,..., kmTk\k2',..., ki' =Tk\T}a …Tk„Tk\’ Tja, ... Tki' 
=TfaTja ... Tt'Tk„Tic2'... Tkv {the commutativity between two Tk,s) 
= =Tk\Tk i . . . Tia<Tki'... Tkx'Tkm = = Tk\’ Tki’.• •Th'ThTki • • • Tkm 
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~Tk\’,ki'’…，kt'Tk\, Ic2,...,km 
Finally, every cross transformation is applying or or not applying each of the 




With cross-A： cell rearrangements, this chapter develops a technique to construct new 
generalized bitonic sorters, in the form of Algorithm 3. The mechanism of this 
algorithm is independent from the algorithms in Chapter 2. 
According to Theorem 3.2.2，Algorithm 3 defines a group of 2" X 2" cross 
transformations, which indicates that the generalized bitonic sorters constructed by 
cell rearrangement form a finite set. In fact, Algorithm 3 can be applied in a 
repetitive way, where each of 2' X 2' cross transformations can be applied to each of 
the 2 'X2 ' small bitonic networks inside a 2”X2" bitonic A^/D,-sorter, \<i<n. 
Transformations of different groups can be combined and also construct new 
generalized bitonic sorters. Therefore, the quantity of generalized bitonic sorters may 
be pretty large. A detailed search for all of them that can be constructed by now will 
be carried out in the following chapter. 
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Chapter 4 
Redundancy of the Bitonic Network 
4.1 Counting of Identified Generalized Bitonic Sorters 
In this section we focus on the count of generalized bitonic sorters. As we know, 
Algorithms lA, 2A, ID and 2D are applied to Batcher's bitonic sorter, while 
Algorithm 3 can be applied to any bitonic networks of sorting cells. So basically, 
combining the results of the two types of algorithms can count the number of bitonic 
Ar/D^sorters, and more specifically, generalized bitonic sorters. 
However, some results of these algorithms are repetitive. For example, the two 8x8 
bitonic Ai-sorters constructed by Algorithm 3 in §3.2 can also be constructed by the 
Algorithm l A and Algorithm 2A, respectively. Figure 4.1 gives illustration of this. 
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An 8x8 merger by Algorithm 2A, which is the same as 一 
A 4x4 Do sorter (p=0) 
the one constructed by Algorithm 3 in §3.2 
丨 " T v — — ^ ~ T ^ ^ r -
i — — i i * * ^ 
A4x4 Ai sorter (^=1) 
(a) 
An 8x8 merger by Algorithm lA, which is the same as 
i A 4x4 Ao sorter (p=0) . ^ u a i -.u i • c-2 o 
丨 the one constructed by Algorithm 3 in §3.2 
1 ~T—T ？—— T T  
： - i f i T 1/ ^ 
； | 丨 I I 丨 
：^ IX— i — I T I 
I A4x4Di sorter (^=1) 
j 
(b) 
Figure 4.1. Repetitive results of Algorithm 1A&2A with Algorithm 3 
This repetition is also the case of generalized bitonic sorters. In fact, Algorithms 1 A, 
2A, ID and 2D can construct all the 8x8 bitonic A^/Drsorters (which has been 
proved by a computer simulation provided later). Therefore, all the results of 
Algortihm 3 are included. From the size 16x16 up, Algorithm 3 can construct new 
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bitonic Ar/D广sorters, though the repetition still exists. The following discussion will 
lead to a complete count of2"x2" bitonic Ar/Drsorters by the known algorithms. 
Lemma 4.1.1. Two functionally equivalent T^T bitonic networks V and W are 
identical if and only if the upper and lower bitonic networks of V are 
identical to those of W. 
Proof. {Necessity) It is obvious that, if F and PF are identical, the upper and lower 
2"-ix2"-i bitonic networks of V and PFare identical. 
{Sufficiency) Given that the upper and lower 2”—1><2"—�bitonic networks of V are 
identical to those of W, the statement that whole networks of V and FT being identical 
is equal to say that the 2"x2" banyan networks are identical. So we turn to proof this 
equivalent statement. 
Without loss of generality, we input two Ao sequences Svjn = Swjn ={0, 1 ,2 , . . . , 
2”-l} into V and W, respectively. By the property of equivalence, the output 
sequences of V and PF satisfy Sv out = Sw—out-
Since the upper and lower bitonic networks of V and W are identical, 
the output sequence of them are equal. We denote this sequence as S’ vjn and S’ wjn 
such that S' vjn =S' wjn，which is the input of the 2"x2" merging networks. 
Then the 2"x2" X2 version of banyan networks of V and W are to map SVjn to 
102 
Sv_out, S'wjn to Sw_out. We establish all the I/O paths accordingly for 厂 and JV. The 
banyan networks are unique routing, so each I/O mapping of a banyan network 
would only take up a unique path. Besides, the signals running through each path are 
the same for V and W, hence for each sorting cell in V，the polarity is the same as its 
counterpart in fV. As a consequence, the T^T banyan networks of V and W are 
identical. 
Proposition 4.1.2. To construct the merging network of a 2"x2" bitonic Ar/Drsorter, 
Algorithms 1A，2A, ID and 2D consider 5 parameters: (1) the ascending/descending 
type of the upper 2”] X bitonic sorter; (2) the ascending/descending type of the 
lower 2”-iX2”-i bitonic sorter; (3) value of p; (4) value of q： and (5) the cell 
polarities in the 2 X 2 banyan network. Algorithm 3 counts in one more parameter: (6) 
the applied 2"x2" cross transformation. Note that, parameters (1) and (2) are 
dependent on each other; so are Parameters (3) and (4). And from Lemma 4.1.1， 
parameter (5) is fully dependent on parameters (1)�(4) and (6). Hence, parameters 
(1)(3)(6) can uniquely determine the 2"x2" merging network of a bitonic 
A 广/CV-sorter. 
As we can see, certain bitonic Ar-/Dr-sorters may have similar parameters. The 
bitonic Ar/Drsorters that are constructed by the given algorithms can be categorized 
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into disjoint classes. Therefore we have 
Definition 4.1.3. For a given r, all the 2"X2" bitonic A广sorters (resp. bitonic 
Dr-sorters) with the same parameters (1)(3)(6) in Proposition 4.1.2 form a class of 
bitonic Arsorters (resp. bitonic Drsorters), denoted as ApD A^^ -ZD A^pA^  (resp. 
ApDqWDqApDr). Particularly, a class of bitonic Ar-sorters (resp. bitonic D^-sorters) 
with parameter (6) being null transformation is called a basic class of bitonic 
Ar-sorters (resp. bitonic Drsorters). 
Algorithm 4A. Assume that we have exhaustively constructed all X bitonic 
Ap-sorters & bitonic D^-sorters for every p and every q The 
following procedure enumerates all 2" X 2" bitonic Arsorters that can be 
constructed by Algorithm lA，Algorithm 2A and Algorithm 3 {r =p +q modulo 
2"~\ 0<r<2"): 
a) Construct the following classes of 2" X 2" bitonic Arsorters by Algorithm 1 A: 
ApDgAr^ for every p G [0, where q = r - p modulo 
b) To each of the bitonic A广sorters in a), apply each of the (2" X 2")-cross 
transformations. 
Justification of Algorithm 4A. It is to be proved that, the result of Algorithm 4A has 
no exclusion and no repetition. 
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Clearly the output sequence of the upper 2”] X 2"'^ bitonic sorting network, 
denoted as Oupper, is determined by the parameters (1), (3) and (6) in Proposition 
4.1.2. Hence each class of bitonic A^-sorters corresponds to a distinctive Oupper 
sequence. For the simplicity of representation, in this justification we use an Oupper 
sequence to represent a class of bitonic A广sorter. The length of Oupper is 2 . 
The following Oupper sequences represent basic classes of bitonic A^sorters: 
Ao Ai ... A2»-2-i 
Applying the operations of Algorithm 3 results classes from each of the 
basic classes, as listed in the following table: 
Transformation Oupper Sequences 
N U L L Ao Ai … … Ajn-i-i 
cross-1 X 上(Ao) Xi(Ai) …… X,(A2«-2-i) 
cross-2 X2(Ao) X2(A,) ...... 乂2(八2"-2-丨） 
• • • • 
• • • • • • • • 
cross-«-1 Xjm(Ao) 乂2^(八1) Xd(A2"-2-i) 
> • • • 
• • • • • • • • 
cross-(ki,k2,...,kn) XjX2".Xj^(Ao) Xi^X2...X^(Ai) X_iX2...X^(A2n-2-i) 
Table 4.1. Oupper sequences under the group of 2" X 2" cross transformations 
The following facts are important in the rest of the proof. 
(i) In an arbitrary column of the table, the Oupper sequences are distinctive 
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since each of the cross transformations put the element “0” to "a 
different address of the Oupper by the exchange. 
XiX2�Xb=binary(^...�...&2...�"A)，1 嚷 9 - 1， 1 免所, \<m<n- \ . 
(ii) Consider any two bitonic A^sorters V and W 'm a basic class. By Lemma 2, 
the upper X bitonic networks of V and W are distinctive. 
Recursively, the upper two X bitonic networks of V and W are 
distinctive. 
(iii) For the Oupper sequences in the row of the table, the 
semi-sequences of them are distinctive in the elements they include: 
{0,1, ...，2"-2—1}，{1,2, ... , {2"-2-1，2"-2, ...，2”-1-2} 
Under cross transformations, these elements are always be together in the 
ist/2nd semi-sequence, since X^ (1< k < n-\) cannot make the elements in 
the two semi-sequences mixed. 
(No repetition) From (i), any two bitonic A广sorters from different classes in a 
column are distinctive. Within a class, two bitonic A,-sorters are generated by 
Tk\,kz,--,km out of two bitonic A r sorters V and W in the basic class of that column. 
From (ii), V and 妒are distinctive. Since Tia’ia”..’km do not touch the upper two 
2"—2 bitonic networks, Tiaja,…,km(V) and Tk\,ki,...,km (W) are distinctive. Hence all the 
bitonic A广sorters in the same column are distinctive. 
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From (iii), any two semi-sequences from different columns must be 
distinctive in the elements they contain. Hence any two bitonic Ar-sorters from 
different columns are distinctive. 
(No exclusion) All the bitonic Ar-sorters constructed by Algorithm 1A are included 
since they are represented by the following Oupper sequences: 
Aq, Ai，...，A2N-2_1, A.2n-2, ...，A2/1-I-I 
The first sequences are in the row of the table, and the rest sequences are 
the 2"一2 sequences under the exchange X^，which are the row in the table. 
All the bitonic Ar-sorters constructed by Algorithm 2A are also included since 
they are represented by the following Oupper sequences: 
Do, Di，•"，D2«-2-I, D2«-2, D2/J-1-1 
These sequences are converted from Ao, A!，...，Ajn-i-i, A2/1-2,…，A2«-i-i by 
exchange X丄X:.. .X„-i, which are also included in the table. 
Algorithm 3 can convert each of the results of Algorithm l A and Algorithm 2 A 
into new bitonic A广sorters. Each row of the table corresponds to the bitonic 
Ar-sorters constructed by a cross transformation of Algorithm 3. Hence Algorithm 
4A enumerates all the bitonic Ar-sorters that can be constructed by Algorithm l A , 




Similarly, we have -
Algorithm 4D. Assume that we have exhaustively constructed all X bitonic 
Ap-sorters and bitonic D^-sorters for every p and every q (0<p<2"''\ 0< q<2"-�. The 
following procedure enumerates all 2" X 2" bitonic Drsorters that can be 
constructed by Algorithm ID, Algorithm 2D and Algorithm 3 (0 < r < 2"): 
c) Construct the following classes of 2" X 2" bitonic D^-sorters with Algorithm 1D: 
ApDgAr^ for every j!?e[0, where q = r - p modulo 2”] 
b) To each of the bitonic D.-sorters in a), apply each of the (2" X 2")-cross 
transformations. 
Theorem 4.1.4. Algorithm 4 A constructs 2" X 2" bitonic A,-sorters, and 
Algorithm 4D constructs T X 2" bitonic D 广 sorters, where 0 < r < T - \ . 
Proof, The number of X bitonic A^-sorters constructed by Algorithm 4A is 
equal to X 2"] bitonic D^-sorters constructed by Algorithm 4D, since the 
procedure in Algorithm 4A is parallel to that in Algorithm 4D. -Therefore, 
f(n) = number of 2" X 2" bitonic Arsorters constructed by Algorithm 4A 
= n u m b e r of basic classes of2"X2" bitonic Ar-sorters X number of 
cross transformations in Algorithm 3 
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(1) �� 
The boundary condition is 
fa)= 1 � 
Solving (1)(2), we arrive at the conclusion in Theorem 4.1.4. The case of 2"X2" 
bitonic D" sorters is completely parallel. 
• 
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4.2 Redundancy of the Bitonic Network 
Combining of Algorithms 1A/2A/1D/2D with Algorithm 3 produces a large number 
of generalized bitonic sorters, which are enumerated by Algorithm 4A. By definition, 
all are formed by the same fashion of interconnection among sorting cells while 
allowing the polarities of sorting cells to vary from one generalized bitonic sorter to 
another. The fact that the bitonic sorter remains as a sorter after the polarity flipping 
of some sorting cells can be viewed as a consequence of the structural redundancy of 
the bitonic network. The exact number of 2"X2" generalized bitonic sorters is an 
open problem. In fact, it is also unknown whether Algorithm 4A constructs all 
generalized bitonic sorters. To gauge the redundancy of the bitonic sorter, we 
propose the following measure. 
Definition 4.1.5. The polarity cell redundancy of the 2" X T bitonic network is 
H 2(number of 2" X 2" generalized bitonic sorters). 
Recall the construction of the odd-even sorter, where the redundant nature of the 
bitonic networks enables saving of sorting cell. 
Definition 4.1.6. The difference of cell count between the 2”X2" bitonic sorter and 
the 2"X2" odd-even sorter is called the 0-E cell redundancy of the 2"X2" bitonic 
no 
network. This number, according to Theorem 2.1.16, is * 
By Theorem 4.1.4，the polarity cell redundancy of the 2"X2" bitonic network is 
lower bounded by 
3 X 2 ” - i - 2 « - l 
This lower bound of the polarity cell redundancy can be shown to be smaller than the 
0-E cell redundancy when n>3. For n<3, the polarity cell redundancy attains this 
lower bound and coincides with the 0 - E cell redundancy. This fact is verified by 




This thesis studies multistage interconnection networks, especially the bitonic 
network, from a rigorous algebraic approach. Algorithms are provided for the 
construction of bitonic A广/Drsorters，which are sorting networks of the identical 
topology as the bitonic sorter but with different polarities of sorting cells. The 
existence of numerous generalized bitonic sorters is because of the cell redundancy 
in the bitonic sorter. We propose the quantification of this cell redundancy by the 
number of generalized bitonic sorters, while another way has been by the 
comparison with the cell count of the odd-even sorter. 
Constructions by algorithms in the thesis exhaust all 8x8 generalized bitonic sorters. 
Admittedly, it is unknown whether the same holds for generalized bitonic sorters 
larger than 8x8. The question remains for future research. 
V 
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Appendix C Program for Exhaustive Search 
of 8x8 Generalized Bitonic Sorters 
Technical remarks: 
1. This program searches for all 8x8 bitonic Ao-sorters. It also applies to the search 
of all bitonic Ar/Drsorters by adjusting relevant parameters. 
2. Test sequences {a,} and {b/} are regular, which is proved to be efficient by 
[LeC98], while test sequences {g/} and {h/} are generic. Arbitrarily more test 
sequences could be added to the test, though the given ones have proved to be 
enough in practice. 
3. The codes for the searching process are written in full length without recalling 
any self-defined functions, in order to achieve higher searching speed at the 
price of more memory space. 
4. This program is auxiliary to the theoretic rendition. The results, strictly speaking, 
only satisfy the necessity to be generalized bitonic sorters, though they in fact 
can be guaranteed to be sufficient by the arbitrary test sequences. 
//search of 8x8 generalized bitonic sorters 
# include <stdio.h> 
# include <stdlib.h> • 
# include <math.h> 
# include <iostream.h> 
FILE *fp; 
void main(void) 
{ unsigned long i,j, res[5000], res2[1000]; 
inta[8],b[8],k=0,kkk=0; 
j=(unsigned long)4096*4096; 




// test sequence {ai} // 
a[0]=0; a[l]=l; a[2]=2; a[3]=3; a[4]=4; a[5]=5; a[6]=6; a[7]=7; 
if((a[l]>a[0] && i&l) II (a[0]>a[l] && ！(i&l))) /////stage 1 begins 
{ b[0]=a[l]; b[l]=a[0];} 
else{ b[0]=a[0]; b[l]=a[l];} 
if((a[3]>a[2] && ( i » l ) & l ) || (a[2]>a[3] && ！((i�>l)&l))) 
{ b[2]=a[3]; b[3]=a[2];} 
else{ b[2]=a[2]; b[3]=a[3];} 
if((a[5]>a[4] && (i�>2)&l) || (a[4]>a[5] && ！((i»2)&l))) 
{ b[4]=a[5]; b[5]=a[4];} 
else{ b[4]=a[4]; b[5]=a[5];} 
if((a[7]>a[6] && (i>�3)&l)丨丨(a[6]>a[7] && ！((i>�3)&l))) 
{ b[6]=a[7]; b[7]=a[6];} 
else {b[6]=a[6]; b[7]=a[7];} /////stage 1 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if ((a[2]>a[0] && (i�>4)&l) || (a[0]>a[2] && ！((i»4)&l))) /////stage 2 begins 
{ b[0]=a[2]; b[2]=a[0];} 
else {b[0]=a[0]; b[2]=a[2]; } 
if((a[3]>a[l] && ( i>�5)&l) |丨(a[l]>a[3] && ！((i»5)&l))) 
{ b[l]=a[3]; b[3]=a[l];} 
else {b[l]=a[l]; b[3]=a[3];} . 
if((a[6]>a[4] && ( i»6 )&l ) || (a[4]>a[6] && ！((i�>6)&l))) 
{ b[4]=a[6]; b[6]=a[4];} ‘ 
else { b[4]=a[4]; b[6]=a[6];} 
if((a[7]>a[5] && ( i»7 )&l ) || (a[5]>a[7] && ！((i»7)&l))) 
{b[5]=a[7]; b[7]=a[5];} 
else { b[5]=a[5]; b[7]=a[7];} /////stage 2 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
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if((a[l]>a[0] && (i>�8)&l) II (a[0]>a[l] && ！((i»8)&l))) /////stage 3 begins 
{b[0]=a[l]; b[l]=a[0];} 
else {b[0]=a[0]; b[l]=a[l]; } 
if((a[3]>a[2] && (i�>9)&l) || (a[2]>a[3] && ！((i»9)&l))) 
{b[2]=a[3]; b[3]=a[2];} 
else {b[2]=a[2]; b[3]=a[3];} 
if((a[5]>a[4] && ( i»10)&l) || (a[4]>a[5] && ！((i»10)&l))) 
{b[4]=a[5]; b[5]=a[4]; } 
else {b[4]=a[4]; b[5]=a[5]; } 
if((a[7]>a[6] && ( i » l l ) & l ) || (a[6]>a[7] && ！((i»ll)&l))) 
{b[6]=a[7]; b[7]=a[6];} 
else { b[6]=a[6]; b[7]=a[7];} /////stage 3 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[4]>a[0] && (i>�12)&l) |丨(a[0]>a[4] && ！((i��12)&l))) /////stage 4 begins 
{b[0]=a[4]; b[4]=a[0];} 
else {b[0]=a[0]; b[4]=a[4];} 
if((a[5]>a[l] && (i»13)&l)丨丨(a[l]>a[5] && ！((i»13)&l))) 
{b[l]=a[5]; b[5]=a[l];} 
else {b[l]=a[l]; b[5]=a[5];} 
if((a[6]>a[2] && ( i»14)&l) || (a[2]>a[6] && ！((i»14)&l))) . 
{b[2]=a[6]; b[6]=a[2];} 
else {b[2]=a[2]; b[6]=a[6];} 
if((a[7]>a[3] && ( i»15)&l) || (a[3]>a[7] && ！((i»15)&l))) 
{b[3]=a[7]; b[7]=a[3];} 
else { b[3]=a[3]; b[7]=a[7];} /////stage 4 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[2]>a[0] && ( i»16)&l) || (a[0]>a[2] && ！((i��16)&l))) /////stage 5 begins 
115 
{b[0]=a[2]; b[2]=a[0];} 
else {b[0]=a[0]; b[2]=a[2];} 
if((a[3]>a[l] && ( i»17)&l) || (a[l]>a[3] && ！((i»17)&l))) 
{b[l]=a[3]; b[3]=a[l];} 
else {b[l]=a[l]; b[3]=a[3];} 
if((a[6]>a[4] && ( i»18)&l) || (a[4]>a[6] && ！((i�>18)&l))) 
{b[4]=a[6]; b[6]=a[4];} 
else {b[4]=a[4]; b[6]=a[6];} 
if((a[7]>a[5] && ( i»19)&l) || (a[5]>a[7] && ！((i»19)&l))) 
{b[5]=a[7]; b[7]=a[5];} 
else {b[5]=a[5]; b[7]=a[7];} /////stage 5 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[l]>a[0] && ( i»20)&l) || (a[0]>a[l] && ！((i��20)&l))) /////stage 6 begins 
{b[0]=a[l]; b[l]=a[0];} 
else {b[0]=a[0]; b[l]=a[l];} 
if((a[3]>a[2] && ( i»21)&l) || (a[2]>a[3] && ！((i>�21)&l))) 
{b[2]=a[3]; b[3]=a[2];} 
else {b[2]=a[2]; b[3]=a[3];} 
if((a[5]>a[4] && (i>�22)&l) || (a[4]�a[5] && ！((i>�22)&l))) 
{b[4]=a[5]; b[5]=a[4];} 
else {b[4]=a[4]; b[5]=a[5];} . 
if((a[7]>a[6] && ( i»23)&l) || (a[6]>a[7] && ！((i»23)&l))) 
{b[6]=a[7]; b[7]=a[6];} 
else {b[6]=a[6]; b[7]=a[7];} /////stage 6 ends 
if(b[0]==0 && b [ l ] = l && b[2]=2 && b[3]==3 && b[4]==4 && b[5]==5 && b[6 ]=6 
&& b[7]==7) 
{ res[k]=i; 




// test sequence {ci} // 
for(int jj=0;jj<k;jj++) 
{ a[0]=0; a[l]=4; a[2]=2; a[3]=6; a[4]=l; a[5]=5; a[6]=3; a[7]=7; 
i=res[jj]; 
if((a[l]>a[0] && i&l) II (a[0]>a[l] && ！(i&l))) /////stage 1 begins 
{ b[0]=a[l]; b[l]=a[0];} 
else {b[0]=a[0]; b[l]=a[l];} 
if((a[3]>a[2] && ( i>� l )& l ) |丨(a[2]>a[3] && ！((i>�l)&l))) 
{ b[2]=a[3]; b[3]=a[2];} 
else { b[2]=a[2]; b[3]=a[3];} 
if ((a[5]>a[4] && ( i»2 )&l ) || (a[4]>a[5] && ！((i»2)&l))) 
{ b[4]=a[5]; b[5]=a[4];} 
else{ b[4]=a[4]; b[5]=a[5]; } 
if((a[7]>a[6] && ( i»3 )&l ) || (a[6]>a[7] && ！((i»3)&l))) 
{ b[6]=a[7]; b[7]=a[6];} 
else {b[6]=a[6]; b[7]=a[7];} /////stage 1 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[2]>a[0] && ( i»4 )&l ) |丨(a[0]>a[2] && ！((i»4)&l))) /////stage 2 begins 
{ b[0]=a[2]; b[2]=a[0];} 
else {b[0]=a[0]; b[2]=a[2]; } 
if((a[3]>a[l] && ( i»5 )&l ) || (a[l]>a[3] && ！((i»5)&l))) 
{ b[l]=a[3]; b[3]=a[l];} 
else {b[l]=a[l]; b[3]=a[3];} • 
if((a[6]>a[4] && ( i�>6)&l) || (a[4]>a[6] && ！((i»6)&l))) 
{ b[4]=a[6]; b[6]=a[4];} 
else { b[4]=a[4]; b[6]=a[6];} 
if((a[7]>a[5] && (i>�7)&l)丨丨(a[5]>a[7] && ！((i>:>7)&l))) 
{b[5]=a[7]; b[7]=a[5];} 
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else {b[5]=a[5]; b[7]=a[7]; } /////stage 2 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[l]>a[0] && (i»8)&l)丨丨(a[0]>a[l] && ！((i»8)&l))) /////stage 3 begins 
{b[0]=a[l]; b[l]=a[0];} 
else {b[0]=a[0]; b[l]=a[l];} 
if((a[3]>a[2] && ( i»9)&l ) || (a[2]>a[3] && ！((i»9)&l))) 
{b[2]=a[3]; b[3]=a[2]; } 
else {b[2]=a[2]; b[3]=a[3];} 
if((a[5]>a[4] && ( i»10)&l) || (a[4]>a[5] && ！((i»10)&l))) 
{b[4]=a[5]; b[5]=a[4]; } 
else {b[4]=a[4]; b[5]=a[5];} 
if((a[7]>a[6] && ( i » l l ) & l ) || (a[6]>a[7] && ！((i»ll)&l))) 
{ b[6]=a[7]; b[7]=a[6];} 
else {b[6]=a[6]; b[7]=a[7];} /////stage 3 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[4]>a[0] && (i�>12)&l) || (a[0]>a[4] && ！((i�>12)&l))) /////stage 4 begins 
{b[0]=a[4]; b[4]=a[0];} 
else {b[0]=a[0]; b[4]=a[4];} 
if((a[5]>a[l] && (i�>13)&l) || (a[l]>a[5] && ！((i��13)&l))) 
{b[l]=a[5]; b[5]=a[l];} . 
else {b[l]=a[l]; b[5]=a[5];} 
if((a[6]>a[2] && (i»14)&l)丨丨(a[2]>a[6] && ！((i>�14)&l)))' 
{b[2]=a[6]; b[6]=a[2];} 
else {b[2]=a[2]; b[6]=a[6]; } 
if((a[7]>a[3] && ( i»15)&l) || (a[3]>a[7] && ！((i��15)&l))) 
{b[3]=a[7]; b[7]=a[3];} 
else {b[3]=a[3]; b[7]=a[7];} /////stage 4 ends 
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a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[2]>a[0] && ( i � � 1 6 ) & l ) || (a[0]>a[2] && ！((i»16)&l))) /////stage 5 begins 
{b[0]=a[2]; b[2]=a[0];} 
else {b[0]=a[0]; b[2]=a[2];} 
if((a[3]>a[l] && ( i»17)&l) || (a[l]>a[3] && ！((i�>17)&l))) 
{b[l]=a[3]; b[3]=a[l];} 
else {b[l]=a[l]; b[3]=a[3];} 
if((a[6]>a[4] && (i>�18)&l)丨丨(a[4]>a[6] && ！((i>�18)&l))) 
{b[4]=a[6]; b[6]=a[4];} 
else {b[4]=a[4]; b[6]=a[6];} 
if((a[7]>a[5] && (i��19)&l)丨丨(a[5]>a[7] && ！((i»19)&l))) 
{b[5]=a[7]; b[7]=a[5];} 
else {b[5]=a[5]; b[7]=a[7];} /////stage 5 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[l]>a[0] && ( i»20)&l) || (a[0]>a[l] && ！((i»20)&l))) /////stage 6 begins 
{b[0]=a[l]; b[l]=a[0];} 
else {b[0]=a[0]; b[l]=a[l];} 
if((a[3]>a[2] && ( i � � 2 1 ) & l ) || (a[2]>a[3] && ！((i��21)&l))) 
{b[2]=a[3]; b[3]=a[2];} 
else {b[2]=a[2]; b[3]=a[3];} 
if((a[5]>a[4] && (i>�22)&l) || (a[4]>a[5] && ！((i»22)&l))) 
{b[4]=a[5]; b[5]=a[4];} 
else {b[4]=a[4]; b[5]=a[5];} “ 
if((a[7]>a[6] && ( i»23)&l) || (a[6]>a[7] && ！((i��23)&l))) 
{b[6]=a[7]; b[7]=a[6];} 
else {b[6]=a[6]; b[7]=a[7];} /////stage 6 ends 




kkk++; /////selecting sorters under input ci 
} 
} 
// test sequence {gi} H 
k=0; 
for( jj=0;jj<kkk;jj++) 
{ a[0]=5; a[l]=3; a[2]=4; a[3]=7; a[4]=l; a[5]=2; a[6]=0; a[7]=6; 
i=res2[jj]; 
if((a[l]>a[0] && i&l) II (a[0]>a[l] && ！(i&l))) /////stage 1 begins 
{ b[0]=a[l]; b[l]=a[0];} 
else {b[0]=a[0]; b[l]=a[l];} 
if((a[3]>a[2] && (i>�l)&l)丨丨(a[2]>a[3] && ！((i�>l)&l))) 
{ b[2]=a[3]; b[3]=a[2];} 
else{ b[2]=a[2]; b[3]=a[3];} 
if((a[5]>a[4] && (i»2)&l)丨丨(a[4]>a[5] && ！((i»2)&l))) 
{ b[4]=a[5]; b[5]=a[4];} 
else{ b[4]=a[4]; b[5]=a[5];} 
if((a[7]>a[6] && ( i>�3)&l) || (a[6]>a[7] && ！((i»3)&l))) 
{ b[6]=a[7]; b[7]=a[6];} 
else {b[6]=a[6]; b[7]=a[7];} /////stage 1 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[2]>a[0] && ( i»4 )&l ) || (a[0]>a[2] && ！((i»4)&l))) /////stage 2 begins 
{ b[0]=a[2]; b[2]=a[0];} ‘ 
else {b[0]=a[0]; b[2]=a[2]; } 
if((a[3]>a[l] && (i»5)&l)丨丨(a[l]>a[3] && ！((i»5)&l))) 
{ b[l]=a[3]; b[3]=a[l];} 
else {b[l]=a[l]; b[3]=a[3];} 
if((a[6]>a[4] && ( i>�6)&l) || (a[4]>a[6] && ！((i>�6)&l))) 
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{ b[4]=a[6]; b[6]=a[4];} 
else { b[4]=a[4]; b[6]=a[6]; } 
if((a[7]>a[5] && (i>�7)&l) || (a[5]>a[7] && ！((i�>7)&l))) 
{b[5]=a[7]; b[7]=a[5];} 
else {b[5]=a[5]; b[7]=a[7]; } /////stage 2 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[l]>a[0] && (i>�8)&l) II (a[0]>a[l] && ！((i»8)&l))) /////stage 3 begins 
{b[0]=a[l]; b[l]=a[0];} 
else {b[0]=a[0]; b[l]=a[l];} 
if((a[3]>a[2] && (i»9)&l)丨丨(a[2]>a[3] && ！((i»9)&l))) 
{b[2]=a[3]; b[3]=a[2];} ‘ 
else {b[2]=a[2]; b[3]=a[3]; } 
if((a[5]>a[4] && (i>�10)&l) || (a[4]>a[5] && ！((i»10)&l))) 
{b[4]=a[5]; b[5]=a[4];} 
else {b[4]=a[4]; b[5]=a[5];} 
if((a[7]>a[6] && ( i » l l ) & l ) || (a[6]>a[7] && ！((i�>ll)&l))) 
{b[6]=a[7]; b[7]=a[6];} 
else { b[6]=a[6]; b[7]=a[7]; } /////stage 3 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[4]>a[0] && ( i»12)&l) || (a[0]>a[4] && ！((i»12)&l))) /////st^ge 4 begins 
{b[0]=a[4]; b[4]=a[0];} 
else {b[0]=a[0]; b[4]=a[4];} 
if((a[5]>a[l] && ( i»13)&l) || (a[l]>a[5] && ！((i�>13)&l))) 
{b[l]=a[5]; b[5]=a[l];} 
else {b[l]=a[l]; b[5]=a[5];} 
if((a[6]>a[2] && ( i»14)&l) || (a[2]>a[6] && ！((i�>14)&l))) 
{b[2]=a[6]; b[6]=a[2];} 
else {b[2]=a[2]; b[6]=a[6]; } 
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if((a[7]>a[3] && (i>�15)&l) || (a[3]>a[7] && ！((i»15)&l))) “ 
{b[3]=a[7]; b[7]=a[3];} 
else { b[3]=a[3]; b[7]=a[7];} /////stage 4 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[2]>a[0] && ( i»16)&l) || (a[0]>a[2] && ！((i>�16)&l))) /////stage 5 begins 
{b[0]=a[2]; b[2]=a[0];} 
else {b[0]=a[0]; b[2]=a[2]; } 
if((a[3]>a[l] && (i»17)&l)丨| (a[l]>a[3] && ！((i»17)&l))) 
{b[l]=a[3]; b[3]=a[l];} 
else {b[l]=a[l]; b[3]=a[3];} 
if((a[6]>a[4] && ( i»18)&l) |丨(a[4]>a[6] && ！((i>�18)&l))) 
{b[4]=a[6]; b[6]=a[4];} 
else {b[4]=a[4]; b[6]=a[6];} 
if((a[7]>a[5] && (i>�19)&l) |丨(a[5]>a[7] && ！((i»19)&l))) 
{b[5]=a[7]; b[7]=a[5];} 
else {b[5]=a[5]; b[7]=a[7];} /////stage 5 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[l]>a[0] && (i»20)&l)丨丨(a[0]>a[l] && ！((i��20)&l))) /////stage 6 begins 
{b[0]=a[l]; b[l]=a[0];} 
else {b[0]=a[0]; b[l]=a[l];} . 
if((a[3]>a[2] && ( i»21)&l) || (a[2]>a[3] && ！((i>�21)&l))) 
{b[2]=a[3]; b[3]=a[2];} ‘ 
else {b[2]=a[2]; b[3]=a[3];} 
if((a[5]>a[4] && (i»22)&l)丨丨(a[4]>a[5] && ！((i�22)&l))) 
{b[4]=a[5]; b[5]=a[4];} 
else {b[4]=a[4]; b[5]=a[5];} 
if((a[7]>a[6] && ( i»23)&l) || (a[6]>a[7] && ！((i:»23)&l))) 
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{b[6]=a[7]; b[7]=a[6];} 
else {b[6]=a[6]; b[7]=a[7];} /////stage 6 ends �� 
if(b[0]==0 && b[l]==l && b[2]==2 && b[3]==3 && b[4]==4 && b[5]==5 && b[6]==6 
&&b[7]=7) 
{ res[k]=i; 
k++; /////selecting sorters under input gi 
} 
- } 
II test sequence {hi} H 
kkk=0; 
for(jj=0;jj<k;jj++) 
{ a[0]=2; a[l]=6; a[2]=l; a[3]=3; a[4]=7; a[5]=4; a[6]=5; a[7]=0; 
i=res[jj]; ‘ 
if((a[l]>a[0] && i&l) II (a[0]>a[l] && ！(i&l))) /////stage 1 begins 
{ b[0]=a[l]; b[l]=a[0];} 
else {b[0]=a[0]; b[l]=a[l];} 
if((a[3]>a[2] && ( i » l ) & l ) || (a[2]>a[3] && ！((i»l)&l))) 
{ b[2]=a[3]; b[3]=a[2];} 
else{ b[2]=a[2]; b[3]=a[3];} 
if((a[5]>a[4] && (i>�2)&l) || (a[4]>a[5] && ！((i>�2)&l))) 
{ b[4]=a[5]; b[5]=a[4];} 
else{ b[4]=a[4]; b[5]=a[5];} 
if ((a[7]>a[6] && ( i�>3)&l) || (a[6]>a[7] && ！((i>�3)&l))) . 
{ b[6]=a[7]; b[7]=a[6];} 
else {b[6]=a[6]; b[7]=a[7];} /////stage 1 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; 
a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[2]>a[0] && ( i»4 )&l ) || (a[0]>a[2] && ！((i»4)&l))) /////stage 2 begins 
{ b[0]=a[2]; b[2]=a[0];} 
else {b[0]=a[0]; b[2]=a[2]; } 
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if((a[3]>a[l] && (i>�5)&l)丨丨(a[l]>a[3] && ！((i�>5)&l))) 
{ b[l]=a[3]; b[3]=a[l];} 
else {b[l]=a[l]; b[3]=a[3];} 
if((a[6]>a[4] && (i»6)&l)丨丨(a[4]>a[6] && ！((i>�6)&l))) 
{ b[4]=a[6]; b[6]=a[4];} 
else { b[4]=a[4]; b[6]=a[6];} 
if((a[7]>a[5] && ( i»7 )&l ) || (a[5]>a[7] && ！((i��7)&l))) 
{b[5]=a[7]; b[7]=a[5];} 
else {b[5]=a[5]; b[7]=a[7]; } /////stage 2 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[l]>a[0] && ( i»8 )&l ) || (a[0]>a[l] && ！((i>�8)&l))) /////stage 3 begins 
{b[0]=a[l]; b[l]=a[0];} 
else {b[0]=a[0]; b[l]=a[l];} 
if((a[3]>a[2] && ( i»9 )&l ) || (a[2]>a[3] && ！((i»9)&l))) 
{b[2]=a[3]; b[3]=a[2];} 
else {b[2]=a[2]; b[3]=a[3]; } 
if((a[5]>a[4] && ( i»10)&l) || (a[4]>a[5] && ！((i>�10)&l))) 
{b[4]=a[5]; b[5]=a[4];} 
else {b[4]=a[4]; b[5]=a[5]; } 
if((a[7]>a[6] && ( i » l l ) & l ) || (a[6]>a[7] && ！((i»ll)&l))) 
{b[6]=a[7]; b[7]=a[6];} . 
else { b[6]=a[6]; b[7]=a[7];} /////stage 3 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[4]>a[0] && (i»12)&l)丨丨(a[0]�a[4] && ！((i>�12)&l))) /////stage 4 begins 
{b[0]=a[4]; b[4]=a[0];} 
else {b[0]=a[0]; b[4]=a[4];} 
if((a[5]>a[l] && ( i»13)&l) 1| (a[l]>a[5] && ！((i»13)&l))) 
{b[l]=a[5]; b[5]=a[l];} 
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else {b[l]=a[l]; b[5]=a[5];} 
if((a[6]>a[2] && (i»14)&l)丨丨(a[2]>a[6] && ！((i>�14)&l))) 
{b[2]=a[6]; b[6]=a[2];} 
else {b[2]=a[2]; b[6]=a[6]; } 
if((a[7]>a[3] && (i�>15)&l) || (a[3]>a[7] && ！((i>�15)&l))) 
{b[3]=a[7]; b[7]=a[3];} 
else {b[3]=a[3]; b[7]=a[7];} /////stage 4 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[2]>a[0] && (i»16)&l)丨丨(a[0]>a[2] && ！((i»16)&l))) /////stage 5 begins 
{b[0]=a[2]; b[2]=a[0];} 
else {b[0]=a[0]; b[2]=a[2]; } 
if((a[3]>a[l] && ( i»17)&l) || (a[l]>a[3] && ！((i»17)&l))) 
{b[l]=a[3]; b[3]=a[l];} 
else {b[l]=a[l]; b[3]=a[3];} 
if((a[6]>a[4] && ( i»18)&l) |丨(a[4]>a[6] && ！((i»18)&l))) 
{b[4]=a[6]; b[6]=a[4];} 
else {b[4]=a[4]; b[6]=a[6];} 
if((a[7]>a[5] && ( i»19)&l) || (a[5]>a[7] && ！((»：19)&1))) 
{b[5]=a[7]; b[7]=a[5];} 
else {b[5]=a[5]; b[7]=a[7];} /////stage 5 ends 
a[0]=b[0]; a[l]=b[l]; a[2]=b[2]; a[3]=b[3]; a[4]=b[4]; a[5]=b[5]; a[6]=b[6]; a[7]=b[7]; 
if((a[l]>a[0] && ( i»20)&l) || (a[0]>a[l] && ！((i»20)&l)) )/////stage 6 begins 
{b[0]=a[l]; b[l]=a[0];} 
else {b[0]=a[0]; b[l]=a[l];} 
if((a[3]>a[2] && ( i»21)&l) || (a[2]>a[3] && ！((i»21)&l))) 
{b[2]=a[3]; b[3]=a[2];} 
else {b[2]=a[2]; b[3]=a[3];} 
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if((a[5]>a[4] && (i�>22)&l) || (a[4]>a[5] && ！((i»22)&l))) 
{b[4]=a[5]; b[5]=a[4];} 
else {b[4]=a[4]; b[5]=a[5];} 
if((a[7]>a[6] && (i�>23)&l) || (a[6]>a[7] && ！((i»23)&l))) 
{b[6]=a[7]; b[7]=a[6];} 
else {b[6]=a[6]; b[7]=a[7];} /""stage 6 ends 
i f 綱 = = 0 && b [ l ] = l && b[2]=2 && b[3]==3 && b[4]==4 && b[5]=5 && 
b[6]==6 && b[7]==7) 
{ res2[kkk]=i; 




for( jj=0; jj<kkk; jj++) /////record and watch the results 
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